


```
128 Pi) and qvvpb/unix (qemu versatilepb).
127 You now have a lovely unix and boot_archive pair in bcm2835/unix (raspberr
128 pi) and qvvpb/unix (qemu versatilepb). These should be booted with a kernel
129 command line mimicing that of the boot_archive (regardless of the path of the
130 unix you actually provide). For example: kernel /platform/bcm2835/kernel/unix
131 -Bconsole=text
```

130 Step 4) Boot

132 Now that you have the gate built, you can try to boot the kernel. This is
133 where things diverge between qemu and the Raspberry Pi.

135 Booting qemu is very easy:

```
137 qemu-system-arm \  
138     -kernel $PROTO/platform/qvvpb/kernel/loader \  
139     -initrd $PROTO/platform/qvvpb/kernel/initrd \  
140     -machine versatilepb \  
141     -cpu arm1176 \  
142     -m 512 \  
143     -no-reboot \  
144     -nographic \  
145     -append 'kernel /platform/qvvpb/kernel/unix -Bconsole=uart'
```

147 The loader and kernel messages should appear in the same terminal.

149 Booting on real hardware is a bit more involved.

151 a) Create a FAT16 or FAT32 partition on the SD card. You'll want it to be
152 at least 40 MB.

154 b) Create a config.txt on the partition:

```
156     gpu_mem=64  
157     kernel=loader  
158     initramfs initrd 0x00800000
```

160 c) Create a cmdline.txt on the partition:

```
162     kernel /platform/bcm2835/kernel/unix -Bconsole=uart
```

164 d) Place Raspberry Pi firmware onto the partition. You can download
165 latest firmware from
166 <https://github.com/raspberrypi/firmware/tree/master/boot>. The firmware
167 from January 24th, 2015 is known to work.

```
169     0e52c8c8dbfd21631746d6fcdc8f2750af39f4287 bootcode.bin  
170     aba25d795eaddafd5c8ece3de18873b9928eb6f7 fixup_cd.dat  
171     38e55d60f896738eec30d0ca4f62b68e48e99184 fixup.dat  
172     4867e6eab84bb4138e812993112b6a05b7930b89 fixup_x.dat  
173     fa993851acba366d9e37d59a1d9e9de84b19173f start_cd.elf  
174     356060e0f44742d8835294a211b812efcac29f66 start.elf  
175     b7f01f90d995a36c9d765fd1f4d95a5fcd7e41 start_x.elf
```

177 e) Copy \$PROTO/platform/bcm2835/kernel/{loader,initrd} onto the partition.
178 #endif /* ! codereview */

```

*****
80077 Mon Jan 26 17:25:38 2015
new/usr/src/lib/libdisasm/common/dis_arm.c
libdisasm: print push/pop register list in a more human readable form
Instead of just blindly dumping a list of registers, we detect ranges and
print a list of ranges.
libdisasm: print r9 as "fp"
libdisasm: use "push" and "pop" when appropriate
While there is nothing technically wrong with printing the actual
instruction, it is easier on the eyes to just use these common aliases.
libdisasm: remove shouting
There's no need to print everything upper case.
*****
1 /*
2  * Common Development and Distribution License ("CDDL"), version 1.0.
3  * You may only use this file in accordance with the terms of version
4  * 1.0 of the CDDL.
5  *
6  * A full copy of the text of the CDDL should have accompanied this
7  * source. A copy of the CDDL is also available via the Internet at
8  * http://www.illumos.org/license/CDDL.
9  */
10 /*
11  * Copyright (c) 2013, Joyent, Inc. All rights reserved.
12  * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
13  */
14
15 /*
16  * This provides basic support for disassembling arm instructions. This is
17  * derived from the arm reference manual (generic), chapter A3 (ARM DDI 01001).
18  * All instructions come in as uint32_t's.
19  */
20
21 #include <libdisasm.h>
22 #include <stdint.h>
23 #include <stdio.h>
24 #include <sys/byteorder.h>
25
26 #include "libdisasm_impl.h"
27
28 extern size_t strlen(const char *);
29 #endif /* ! codereview */
30 extern size_t strlcat(char *, const char *, size_t);
31
32 /*
33  * Condition code mask and shift, aka bits 28-31.
34  */
35 #define ARM_CC_MASK      0xf0000000
36 #define ARM_CC_SHIFT    28
37
38 /*
39  * First level of decoding, aka bits 25-27.
40  */
41 #define ARM_L1_DEC_MASK 0x0e000000
42 #define ARM_L1_DEC_SHIFT 25
43
44 /*
45  * Masks and values for the 0b000 11 group
46  */
47 #define ARM_L1_0_B4_MASK      0x00000010
48 #define ARM_L1_0_B7_MASK      0x00000080
49 #define ARM_L1_0_OPMASK 0x01800000
50 #define ARM_L1_0_SPECOP 0x01000000
51 #define ARM_L1_0_SMASK 0x00100000
52 #define ARM_L1_0_ELS_MASK      0x00000060

```

```

54 /*
55  * Masks and values for the 0b001 11 group.
56  */
57 #define ARM_L1_1_OPMASK 0x01800000
58 #define ARM_L1_1_SPECOP 0x01000000
59 #define ARM_L1_1_SMASK 0x00100000
60 #define ARM_L1_1_UNDEF_MASK 0x00200000
61
62 /*
63  * Masks and values for the 0b011 11 group
64  */
65 #define ARM_L1_3_B4_MASK      0x00000010
66 #define ARM_L1_3_ARCHUN_MASK 0x01f000f0
67
68 /*
69  * Masks for the 0b111 11 group
70  */
71 #define ARM_L1_7_COPROCMASK 0x00000010
72 #define ARM_L1_7_SWINTMASK 0x01000000
73
74 /*
75  * Masks for the data processing instructions (dpi)
76  */
77 #define ARM_DPI_OPCODE_MASK 0x01e00000
78 #define ARM_DPI_OPCODE_SHIFT 21
79 #define ARM_DPI_IBIT_MASK 0x02000000
80 #define ARM_DPI_SBIT_MASK 0x00100000
81 #define ARM_DPI_RN_MASK 0x000f0000
82 #define ARM_DPI_RN_SHIFT 16
83 #define ARM_DPI_RD_MASK 0x0000f000
84 #define ARM_DPI_RD_SHIFT 12
85 #define ARM_DPI_BIT4_MASK 0x00000010
86
87 #define ARM_DPI_IMM_ROT_MASK 0x00000f00
88 #define ARM_DPI_IMM_ROT_SHIFT 8
89 #define ARM_DPI_IMM_VAL_MASK 0x000000ff
90
91 #define ARM_DPI_IMS_SHIMM_MASK 0x00000f80
92 #define ARM_DPI_IMS_SHIMM_SHIFT 7
93 #define ARM_DPI_IMS_SHIFT_MASK 0x00000060
94 #define ARM_DPI_IMS_SHIFT_SHIFT 5
95 #define ARM_DPI_IMS_RM_MASK 0x0000000f
96
97 #define ARM_DPI_REGS_RS_MASK 0x00000f00
98 #define ARM_DPI_REGS_RS_SHIFT 8
99 #define ARM_DPI_REGS_SHIFT_MASK 0x00000060
100 #define ARM_DPI_REGS_SHIFT_SHIFT 5
101 #define ARM_DPI_REGS_RM_MASK 0x0000000f
102
103 /*
104  * Definitions for the word and byte LDR and STR instructions
105  */
106 #define ARM_LS_IBIT_MASK 0x02000000
107 #define ARM_LS_PBIT_MASK 0x01000000
108 #define ARM_LS_UBIT_MASK 0x00800000
109 #define ARM_LS_BBIT_MASK 0x00400000
110 #define ARM_LS_WBIT_MASK 0x00200000
111 #define ARM_LS_LBIT_MASK 0x00100000
112 #define ARM_LS_RN_MASK 0x000f0000
113 #define ARM_LS_RN_SHIFT 16
114 #define ARM_LS_RD_MASK 0x0000f000
115 #define ARM_LS_RD_SHIFT 12
116
117 #define ARM_LS_IMM_MASK 0x00000fff
118
119 #define ARM_LS_REG_RM_MASK 0x0000000f

```

```

120 #define ARM_LS_REG_NRM_MASK    0x00000ff0
122 #define ARM_LS_SCR_SIMM_MASK   0x00000f80
123 #define ARM_LS_SCR_SIMM_SHIFT  7
124 #define ARM_LS_SCR_SCODE_MASK  0x00000060
125 #define ARM_LS_SCR_SCODE_SHIFT 5
126 #define ARM_LS_SCR_RM_MASK     0x0000000f

128 /*
129  * Masks for the Load and Store multiple instructions.
130  */
131 #define ARM_LSM_PBIT_MASK       0x01000000
132 #define ARM_LSM_UBIT_MASK      0x00800000
133 #define ARM_LSM_SBIT_MASK      0x00400000
134 #define ARM_LSM_WBIT_MASK      0x00200000
135 #define ARM_LSM_LBIT_MASK      0x00100000
136 #define ARM_LSM_RN_MASK        0x000f0000
137 #define ARM_LSM_RN_SHIFT       16
138 #define ARM_LSM_RLIST_MASK     0x0000ffff
139 #define ARM_LSM_ADDR_MASK      0x01800000
140 #define ARM_LSM_ADDR_SHIFT     23

142 /*
143  * Masks for the Extended and Misc. Loads and stores. This is the extension
144  * space from figure A3-5. Most of them are handled by arm_dis_els() with the
145  * exception or swap / swap byte and load/store register exclusive which due to
146  * its nature is handled elsewhere.
147  */
148 #define ARM_ELS_SWAP_MASK       0x01b00000
149 #define ARM_ELS_SWAP_BYTE_MASK  0x00400000
150 #define ARM_ELS_IS_SWAP        0x01000000
151 #define ARM_ELS_EXCL_MASK       0x01800000
152 #define ARM_ELS_PBIT_MASK       0x01000000
153 #define ARM_ELS_UBIT_MASK       0x00800000
154 #define ARM_ELS_IBIT_MASK       0x00400000
155 #define ARM_ELS_WBIT_MASK       0x00200000
156 #define ARM_ELS_LBIT_MASK       0x00100000
157 #define ARM_ELS_SBIT_MASK       0x00000040
158 #define ARM_ELS_HBIT_MASK       0x00000020
159 #define ARM_ELS_RN_MASK         0x000f0000
160 #define ARM_ELS_RN_SHIFT        16
161 #define ARM_ELS_RD_MASK         0x0000f000
162 #define ARM_ELS_RD_SHIFT        12
163 #define ARM_ELS_UP_AM_MASK      0x00000f00
164 #define ARM_ELS_UP_AM_SHIFT     8
165 #define ARM_ELS_LOW_AM_MASK     0x0000000f

167 /*
168  * Multiply instruction extensino space masks and values
169  */
170 #define ARM_EMULT_UNBIT_MASK     0x00400000
171 #define ARM_EMULT_ABIT_MASK     0x00200000
172 #define ARM_EMULT_SBIT_MASK     0x00100000
173 #define ARM_EMULT_RD_MASK       0x000f0000
174 #define ARM_EMULT_RD_SHIFT      16
175 #define ARM_EMULT_RN_MASK       0x0000f000
176 #define ARM_EMULT_RN_SHIFT      12
177 #define ARM_EMULT_RS_MASK       0x00000f00
178 #define ARM_EMULT_RS_SHIFT      8
179 #define ARM_EMULT_RM_MASK       0x0000000f
180 #define ARM_EMULT_MA_MASK       0x0fc00000
181 #define ARM_EMULT_UMA_MASK      0x0ff00000
182 #define ARM_EMULT_UMA_TARG     0x00400000
183 #define ARM_EMULT_MAL_MASK     0x0f800000
184 #define ARM_EMULT_MAL_TARG     0x00800000

```

```

186 /*
187  * Here we have the masks and target values to indicate instructions from the
188  * Control and DSP extension space. There are a bunch of not quite related
189  * instructions, but that's okay. That's how this thing always rolls.
190  */
191  * The ARM_CDSP_STATUS_MASK and TARG do not catch the move immediate to status
192  * register. That's okay because they get handled and separated out in arm_dis.
193  */
194 #define ARM_CDSP_STATUS_MASK     0x0f9000f0
195 #define ARM_CDSP_STATUS_TARG     0x01000000
196 #define ARM_CDSP_BEX_UP_MASK     0x0ff00000    /* Branch/exchg/link instrs */
197 #define ARM_CDSP_BEX_UP_TARG     0x01200000
198 #define ARM_CDSP_BEX_LOW_MASK    0x000000f0
199 #define ARM_CDSP_BEX_NLOW_TARG   0x00000000    /* Here the target is inverse */
200 #define ARM_CDSP_CLZ_MASK        0x0ff000f0    /* Count leading zeros */
201 #define ARM_CDSP_CLZ_TARG        0x01200030
202 #define ARM_CDSP_SAT_MASK        0x0f9000f0    /* Saturating add/subtract */
203 #define ARM_CDSP_SAT_TARG        0x01000050
204 #define ARM_CDSP_BKPT_MASK       0x0ff000f0    /* Software breakpoint */
205 #define ARM_CDSP_BKPT_TARG       0x01200070
206 #define ARM_CDSP_SMUL_MASK       0x0f900090    /* Signed multiplies (type 2) */
207 #define ARM_CDSP_SMUL_TARG       0x01000080

209 #define ARM_CDSP_RN_MASK         0x000f0000
210 #define ARM_CDSP_RN_SHIFT        16
211 #define ARM_CDSP_RD_MASK         0x0000f000
212 #define ARM_CDSP_RD_SHIFT        12
213 #define ARM_CDSP_RS_MASK         0x00000f00
214 #define ARM_CDSP_RS_SHIFT        8
215 #define ARM_CDSP_RM_MASK         0x0000000f

217 #define ARM_CDSP_STATUS_RBIT     0x00400000
218 #define ARM_CDSP_MRS_MASK        0x00300000    /* Distinguish MRS and MSR */
219 #define ARM_CDSP_MRS_TARG        0x00000000
220 #define ARM_CDSP_MSR_F_MASK      0x000f0000
221 #define ARM_CDSP_MSR_F_SHIFT     16
222 #define ARM_CDSP_MSR_RI_MASK     0x00000f00
223 #define ARM_CDSP_MSR_RI_SHIFT    8
224 #define ARM_CDSP_MSR_IMM_MASK    0x000000ff
225 #define ARM_CDSP_MSR_ISIMM_MASK  0x02000000

227 #define ARM_CDSP_BEX_TYPE_MASK   0x000000f0
228 #define ARM_CDSP_BEX_TYPE_SHIFT  4
229 #define ARM_CDSP_BEX_TYPE_X      1
230 #define ARM_CDSP_BEX_TYPE_J      2
231 #define ARM_CDSP_BEX_TYPE_L      3

233 #define ARM_CDSP_SAT_OP_MASK     0x00600000
234 #define ARM_CDSP_SAT_OP_SHIFT    21

236 #define ARM_CDSP_BKPT_UIMM_MASK  0x000fff00
237 #define ARM_CDSP_BKPT_UIMM_SHIFT 8
238 #define ARM_CDSP_BKPT_LIMM_MASK  0x0000000f

240 #define ARM_CDSP_SMUL_OP_MASK    0x00600000
241 #define ARM_CDSP_SMUL_OP_SHIFT   21
242 #define ARM_CDSP_SMUL_X_MASK     0x00000020
243 #define ARM_CDSP_SMUL_Y_MASK     0x00000040

245 /*
246  * Interrupt
247  */
248 #define ARM_SWI_IMM_MASK         0x00ffffff

250 /*
251  * Branch and Link pieces.

```

```

252 */
253 #define ARM_BRANCH_LBIT_MASK    0x01000000
254 #define ARM_BRANCH_IMM_MASK    0x00ffffff
255 #define ARM_BRANCH_SIGN_MASK   0x00800000
256 #define ARM_BRANCH_POS_SIGN    0x00ffffff
257 #define ARM_BRANCH_NEG_SIGN    0xff000000
258 #define ARM_BRANCH_SHIFT      2

260 /*
261 * Unconditional instructions
262 */
263 #define ARM_UNI_CPS_MASK        0x0ff10010    /* Change processor state */
264 #define ARM_UNI_CPS_TARG       0x01000000
265 #define ARM_UNI_SE_MASK        0x0fff0078    /* Set endianness */
266 #define ARM_UNI_SE_TARG        0x01010000
267 #define ARM_UNI_PLD_MASK       0x0d70f000    /* Cach preload */
268 #define ARM_UNI_PLD_TARG       0x0550f000
269 #define ARM_UNI_SRS_MASK       0x0e5f0f00    /* Save return state */
270 #define ARM_UNI_SRS_TARG       0x084d0500
271 #define ARM_UNI_RFE_MASK       0x0e500f00    /* Return from exception */
272 #define ARM_UNI_RFE_TARG       0x08100a00
273 #define ARM_UNI_BLX_MASK       0x0e000000    /* Branch with Link / Thumb */
274 #define ARM_UNI_BLX_TARG       0x0a000000
275 #define ARM_UNI_CODRT_MASK     0x0fe00000    /* double reg to coproc */
276 #define ARM_UNI_CODRT_TARG     0x0c400000
277 #define ARM_UNI_CORT_MASK      0x0f000010    /* single reg to coproc */
278 #define ARM_UNI_CORT_TARG      0x0e000010
279 #define ARM_UNI_CODP_MASK      0x0f000010    /* coproc data processing */
280 #define ARM_UNI_CODP_TARG      0x0e000000

282 #define ARM_UNI_CPS_IMOD_MASK   0x000c0000
283 #define ARM_UNI_CPS_IMOD_SHIFT 18
284 #define ARM_UNI_CPS_MMOD_MASK   0x00020000
285 #define ARM_UNI_CPS_A_MASK     0x00000100
286 #define ARM_UNI_CPS_I_MASK     0x00000080
287 #define ARM_UNI_CPS_F_MASK     0x00000040
288 #define ARM_UNI_CPS_MODE_MASK  0x0000001f

290 #define ARM_UNI_SE_BE_MASK      0x00000200

292 #define ARM_UNI_SRS_WBIT_MASK   0x00200000
293 #define ARM_UNI_SRS_MODE_MASK   0x0000000f

295 #define ARM_UNI_RFE_WBIT_MASK   0x00200000

297 #define ARM_UNI_BLX_IMM_MASK    0x00ffffff

299 /*
300 * Definitions of the ARM Media instruction extension space.
301 */
302 #define ARM_MEDIA_L1_MASK       0x01800000    /* First level breakdown */
303 #define ARM_MEDIA_L1_SHIFT     23
305 #define ARM_MEDIA_OP1_MASK      0x00700000
306 #define ARM_MEDIA_OP1_SHIFT    20
307 #define ARM_MEDIA_OP2_MASK     0x000000e0
308 #define ARM_MEDIA_OP2_SHIFT    5

310 #define ARM_MEDIA_RN_MASK       0x000f0000
311 #define ARM_MEDIA_RN_SHIFT     16
312 #define ARM_MEDIA_RD_MASK      0x0000f000
313 #define ARM_MEDIA_RD_SHIFT     12
314 #define ARM_MEDIA_RS_MASK      0x00000f00
315 #define ARM_MEDIA_RS_SHIFT     8
316 #define ARM_MEDIA_RM_MASK      0x0000000f

```

```

318 #define ARM_MEDIA_MULT_X_MASK  0x00000020

320 #define ARM_MEDIA_HPACK_MASK   0x00700020    /* Halfword pack */
321 #define ARM_MEDIA_HPACK_TARG  0x00000000
322 #define ARM_MEDIA_WSAT_MASK    0x00200020    /* Word saturate */
323 #define ARM_MEDIA_WSAT_TARG    0x00200000
324 #define ARM_MEDIA_PHSAT_MASK   0x003000e0    /* Parallel halfword saturate */
325 #define ARM_MEDIA_PHSAT_TARG   0x00200020
326 #define ARM_MEDIA_REV_MASK     0x007000e0    /* Byte rev. word */
327 #define ARM_MEDIA_REV_TARG     0x00300020
328 #define ARM_MEDIA_BRPH_MASK    0x007000e0    /* Byte rev. packed halfword */
329 #define ARM_MEDIA_BRPH_TARG    0x003000a0
330 #define ARM_MEDIA_BRSH_MASK    0x007000e0    /* Byte rev. signed halfword */
331 #define ARM_MEDIA_BRSH_TARG    0x007000a0
332 #define ARM_MEDIA_SEL_MASK     0x008000e0    /* Select bytes */
333 #define ARM_MEDIA_SEL_TARG     0x000000a0
334 #define ARM_MEDIA_SZE_MASK     0x000000e0    /* Sign/zero extend */
335 #define ARM_MEDIA_SZE_TARG     0x00000030

337 #define ARM_MEDIA_HPACK_OP_MASK 0x00000040
338 #define ARM_MEDIA_HPACK_SHIFT_MASK 0x000000f80
339 #define ARM_MEDIA_HPACK_SHIFT_IMM 7

341 #define ARM_MEDIA_SAT_U_MASK    0x00400000
342 #define ARM_MEDIA_SAT_IMM_MASK  0x001f0000
343 #define ARM_MEDIA_SAT_IMM_SHIFT 16
344 #define ARM_MEDIA_SAT_SHI_MASK  0x000000f80
345 #define ARM_MEDIA_SAT_SHI_SHIFT 7
346 #define ARM_MEDIA_SAT_STYPE_MASK 0x00000040

348 #define ARM_MEDIA_SZE_S_MASK    0x00400000
349 #define ARM_MEDIA_SZE_OP_MASK   0x00300000
350 #define ARM_MEDIA_SZE_OP_SHIFT  20
351 #define ARM_MEDIA_SZE_ROT_MASK  0x00000c00
352 #define ARM_MEDIA_SZE_ROT_SHIFT 10

354 /*
355 * Definitions for coprocessor instructions
356 */
357 #define ARM_COPROC_RN_MASK      0x000f0000
358 #define ARM_COPROC_RN_SHIFT    16
359 #define ARM_COPROC_RD_MASK     0x0000f000
360 #define ARM_COPROC_RD_SHIFT    12
361 #define ARM_COPROC_RM_MASK     0x0000000f
362 #define ARM_COPROC_NUM_MASK    0x00000f00
363 #define ARM_COPROC_NUM_SHIFT   8

365 #define ARM_COPROC_CDP_OP1_MASK 0x00f00000
366 #define ARM_COPROC_CDP_OP1_SHIFT 20
367 #define ARM_COPROC_CDP_OP2_MASK 0x000000e0
368 #define ARM_COPROC_CDP_OP2_SHIFT 5

370 #define ARM_COPROC_CRT_OP1_MASK 0x00e00000
371 #define ARM_COPROC_CRT_OP1_SHIFT 21
372 #define ARM_COPROC_CRT_OP2_MASK 0x000000e0
373 #define ARM_COPROC_CRT_OP2_SHIFT 5
374 #define ARM_COPROC_CRT_DIR_MASK 0x00100000    /* MCR or MRC */

376 #define ARM_COPROC_DRT_MASK     0x01e00000
377 #define ARM_COPROC_DRT_TARG    0x00400000
378 #define ARM_COPROC_DRT_OP_MASK 0x000000f0
379 #define ARM_COPROC_DRT_OP_SHIFT 4
380 #define ARM_COPROC_DRT_DIR_MASK 0x00100000    /* MCRR or MRRC */

382 #define ARM_COPROC_LS_P_MASK    0x01000000
383 #define ARM_COPROC_LS_U_MASK    0x00800000

```

```

384 #define ARM_COPROC_LS_N_MASK 0x00400000
385 #define ARM_COPROC_LS_W_MASK 0x00200000
386 #define ARM_COPROC_LS_L_MASK 0x00100000
387 #define ARM_COPROC_LS_IMM_MASK 0x000000ff

389 /*
390 * This is the table of condition codes that instructions might have. Every
391 * instruction starts with a four bit code. The last two codes are special.
392 * 0b1110 is the always condition. Therefore we leave off its mnemonic extension
393 * and treat it as the empty string. The condition code 0b1111 takes us to a
394 * separate series of encoded instructions and therefore we go elsewhere with
395 * them.
396 */
397 static const char *arm_cond_names[] = {
398     "eq",          /* Equal */
399     "ne",          /* Not Equal */
400     "cs/hs",      /* Carry set/unsigned higher or same */
401     "cc/lo",      /* Carry clear/unsigned lower */
402     "mi",         /* Minus/negative */
403     "pl",         /* Plus/positive or zero */
404     "vs",         /* Overflow */
405     "vc",         /* No overflow */
406     "hi",         /* Unsigned higher */
407     "ls",         /* Unsigned lower or same */
408     "ge",         /* Signed greater than or equal */
409     "lt",         /* Signed less than */
410     "gt",         /* Signed greater than */
411     "le",         /* Signed less than or equal */
412     "EQ",        /* Equal */
413     "NE",        /* Not Equal */
414     "CS/HS",    /* Carry set/unsigned higher or same */
415     "CC/LO",    /* Carry clear/unsigned lower */
416     "MI",       /* Minus/negative */
417     "PL",       /* Plus/positive or zero */
418     "VS",       /* Overflow */
419     "VC",       /* No overflow */
420     "HI",       /* Unsigned higher */
421     "LS",       /* Unsigned lower or same */
422     "GE",       /* Signed greater than or equal */
423     "LT",       /* Signed less than */
424     "GT",       /* Signed greater than */
425     "LE",       /* Signed less than or equal */
426     "",         /* AL - Always (unconditional) */
427     NULL,       /* Not a condition code */
428 };
429 #define unchanged_portion_omitted
430
431 /*
432 * Registers are encoded surprisingly sanely. It's a 4-bit value that indicates
433 * which register in question we're working with.
434 */
435 static const char *arm_reg_names[] = {
436     "r0",
437     "r1",
438     "r2",
439     "r3",
440     "r4",
441     "r5",
442     "r6",
443     "r7",
444     "r8",
445     "fp", /* Alt for r9 */
446     "r10",
447     "r11",
448     "ip", /* Alt for r12 */
449     "sp", /* Alt for r13 */
450 };

```

```

451     "lr", /* Alt for r14 */
452     "pc", /* Alt for r15 */
453     "R0",
454     "R1",
455     "R2",
456     "R3",
457     "R4",
458     "R5",
459     "R6",
460     "R7",
461     "R8",
462     "R9",
463     "R10",
464     "R11",
465     "IP", /* Alt for R12 */
466     "SP", /* Alt for R13 */
467     "LR", /* Alt for R14 */
468     "PC", /* Alt for R15 */
469 };
470 #define unchanged_portion_omitted
471
472 /*
473 * These are the opcodes for the instructions which are considered data
474 * processing instructions.
475 */
476 static const char *arm_dpi_opnames[] = {
477     "and", /* Logical AND */
478     "eor", /* Logical Exclusive OR */
479     "sub", /* Subtract */
480     "rsb", /* Reverse Subtract */
481     "add", /* Add */
482     "adc", /* Add with Carry */
483     "sbc", /* Subtract with Carry */
484     "rsc", /* Reverse Subtract with Carry */
485     "tst", /* Test */
486     "teq", /* Test Equivalence */
487     "cmp", /* Compare */
488     "cmn", /* Compare negated */
489     "orr", /* Logical (inclusive) OR */
490     "mov", /* Move */
491     "bic", /* Bit clear */
492     "mvn", /* Move not */
493     "AND", /* Logical AND */
494     "EOR", /* Logical Exclusive OR */
495     "SUB", /* Subtract */
496     "RSB", /* Reverse Subtract */
497     "ADD", /* Add */
498     "ADC", /* Add with Carry */
499     "SBC", /* Subtract with Carry */
500     "RSC", /* Reverse Subtract with Carry */
501     "TST", /* Test */
502     "TEQ", /* Test Equivalence */
503     "CMP", /* Compare */
504     "CMN", /* Compare negated */
505     "ORR", /* Logical (inclusive) OR */
506     "MOV", /* Move */
507     "BIC", /* Bit clear */
508     "MVN", /* Move not */
509 };
510 #define unchanged_portion_omitted
511
512 const char *arm_dpi_shifts[] = {
513     "lsl", /* Logical shift left */
514     "lsr", /* Logical shift right */
515     "asr", /* Arithmetic shift right */
516     "ror", /* Rotate right */
517 };

```

```

546 "rrx" /* Rotate right with extend. This is a special case of ror */
547 "LSL", /* Logical shift left */
548 "LSR", /* Logical shift right */
549 "ASR", /* Arithmetic shift right */
550 "ROR", /* Rotate right */
551 "RRX" /* Rotate right with extend. This is a special case of ROR */
552 };

```

```

553 typedef enum arm_dpi_shift_code {
554 DPI_S_LSL, /* Logical shift left */
555 DPI_S_LSR, /* Logical shift right */
556 DPI_S_ASR, /* Arithmetic shift right */
557 DPI_S_ROR, /* Rotate right */
558 DPI_S_RRX, /* Rotate right with extend. Special case of ror */
559 DPI_S_RRX, /* Rotate right with extend. Special case of ROR */
560 DPI_S_NONE /* No shift code */
561 } arm_dpi_shift_code_t;
562 unchanged_portion_omitted

```

```

563 /*
564 * This table contains the names of the load store multiple addressing modes.
565 * The P and U bits are supposed to be combined to index into this. You should
566 * do this by doing P << 1 | U.
567 */
568 static const char *arm_lsm_mode_names[] = {
569 "da",
570 "ia",
571 "db",
572 "ib",
573 "DA",
574 "IA",
575 "DB",
576 "IB"
577 };
578 unchanged_portion_omitted

```

```

579 /*
580 * Names for specific saturating add and subtraction instructions from the
581 * extended control and dsp instructino section.
582 */
583 static const char *arm_cdsp_sat_opnames[] = {
584 "add",
585 "sub",
586 "dadd",
587 "dsub",
588 "ADD",
589 "SUB",
590 "DADD",
591 "DSUB"
592 };

```

```

593 static const char *arm_padd_p_names[] = {
594 NULL, /* 000 */
595 "s", /* 001 */
596 "q", /* 010 */
597 "sh", /* 011 */
598 "S", /* 001 */
599 "Q", /* 010 */
600 "SH", /* 011 */
601 NULL, /* 100 */
602 "u", /* 101 */
603 "uq", /* 110 */
604 "uh", /* 111 */
605 "U", /* 101 */
606 "UQ", /* 110 */
607 "UH", /* 111 */

```

```

608 };
609 static const char *arm_padd_i_names[] = {
610 "add16", /* 000 */
611 "addsubx", /* 001 */
612 "subaddx", /* 010 */
613 "sub16", /* 011 */
614 "add8", /* 100 */
615 "ADD16", /* 000 */
616 "ADDSUBX", /* 001 */
617 "SUBADDX", /* 010 */
618 "SUB16", /* 011 */
619 "ADD8", /* 100 */
620 NULL, /* 101 */
621 NULL, /* 110 */
622 "sub8", /* 111 */
623 "SUB8", /* 111 */
624 };

```

```

625 static const char *arm_extend_rot_names[] = {
626 "", /* 0b00, ROR #0 */
627 "ror #8", /* 0b01 */
628 "ror #16", /* 0b10 */
629 "ror #24", /* 0b11 */
630 "ROR #8", /* 0b01 */
631 "ROR #16", /* 0b10 */
632 "ROR #24", /* 0b11 */
633 };

```

```

634 /*
635 * There are sixteen data processing instructions (dpi). They come in a few
636 * different forms which are based on whether immediate values are used and
637 * whether or not some special purpose shifting is done. We use this one entry
638 * point to cover all the different types.
639 */
640 * From the ARM arch manual:
641 *
642 * <opcode>{<cond>}{S} <Rd>,<shifter>
643 * <opcode1> := MOV {MVN
644 * <opcode2>{<cond>} <Rn>,<shifter>
645 * <opcode2> := CMP, CMN, TST, TEQ
646 * <opcode3>{<cond>}{S} <Rd>,<Rn>,<shifter>
647 * <opcode3> := ADD | SUB | RSB | ADC | SBC | RSC | AND | BIC | EOR | ORR
648 *
649 * 31 - 28 | 27 26 | 25 | 24-21 | 20 | 19-16 | 15-12 | 11 - 0
650 * [ cond | 0 0 | I | opcode | S | Rn | Rd | shifter ]
651 *
652 * I bit: Determines whether shifter_operand is immediate or register based
653 * S bit: Determines whether or not the insn updates condition codes
654 * Rn: First source operand register
655 * Rd: Destination register
656 * shifter: Specifies the second operand
657 *
658 * There are three primary encodings:
659 *
660 * 32-bit immediate
661 * 31 - 28 | 27 26 | 25 | 24-21 | 20 | 19-16 | 15-12 | 11 - 8 | 7 - 0
662 * [ cond | 0 0 | 1 | opcode | S | Rn | Rd | rotate_imm | immed_8 ]
663 *
664 * Immediate shifts
665 * 31 - 28 | 27 26 | 25 | 24-21 | 20 | 19-16 | 15-12 | 11 - 7 | 6 5 | 4 | 3-0
666 * [ cond | 0 0 | 0 | opcode | S | Rn | Rd | shift_imm | shift | 0 | Rm ]
667 *
668 * Register shifts
669 * 31 - 28 | 27 26 | 25 | 24-21 | 20 | 19-16 | 15-12 | 11 - 8 | 7 | 6 5 | 4 | 3-0
670 * [ cond | 0 0 | 0 | opcode | S | Rn | Rd | Rs | 0 | shift | 1 | Rm ]

```

```

706 *
707 * There are four different kinds of shifts that work with both immediate and
708 * register shifts:
709 *   o Logical shift left 0b00 (LSL)
710 *   o Logical shift right 0b01 (LSR)
711 *   o Arithmetic shift right 0b10 (ASR)
712 *   o Rotate right 0b11 (ROR)
713 * There is one special shift which only works with immediate shift format:
714 *   o If shift_imm = 0 and shift = 0b11, then it is a rotate right with extend
715 *   (RRX)
716 *
717 * Finally there is one special indication for no shift. An immediate shift
718 * whose shift_imm = shift = 0. This is a shortcut to a direct value from the
719 * register.
720 *
721 * While processing this, we first build up all the information into the
722 * arm_dpi_inst_t and then from there we go and print out the format based on
723 * the opcode and shifter. As per the rough grammar above we have to print
724 * different sets of instructions in different ways.
725 */
726 static int
727 arm_dis_dpi(uint32_t in, arm_cond_code_t cond, char *buf, size_t buflen)
728 {
729     arm_dpi_inst_t dpi_inst;
730     int ibit, bit4;
731     size_t len;
732
733     dpi_inst.dpii_op = (in & ARM_DPI_OPCODE_MASK) >> ARM_DPI_OPCODE_SHIFT;
734     dpi_inst.dpii_cond = cond;
735     dpi_inst.dpii_rn = (in & ARM_DPI_RN_MASK) >> ARM_DPI_RN_SHIFT;
736     dpi_inst.dpii_rd = (in & ARM_DPI_RD_MASK) >> ARM_DPI_RD_SHIFT;
737     dpi_inst.dpii_sbit = in & ARM_DPI_SBIT_MASK;
738
739     ibit = in & ARM_DPI_IBIT_MASK;
740     bit4 = in & ARM_DPI_BIT4_MASK;
741
742     if (ibit) {
743         /* 32-bit immediate */
744         dpi_inst.dpii_stype = ARM_DPI_SHIFTER_IMM32;
745         dpi_inst.dpii_un.dpii_im.dpisi_rot = (in &
746             ARM_DPI_IMM_ROT_MASK) >> ARM_DPI_IMM_ROT_SHIFT;
747         dpi_inst.dpii_un.dpii_im.dpisi_imm = in & ARM_DPI_IMM_VAL_MASK;
748     } else if (bit4) {
749         /* Register shift */
750         dpi_inst.dpii_stype = ARM_DPI_SHIFTER_SREG;
751         dpi_inst.dpii_un.dpii_ri.dpisr_val = (in &
752             ARM_DPI_REGS_RS_MASK) >> ARM_DPI_REGS_RS_SHIFT;
753         dpi_inst.dpii_un.dpii_ri.dpisr_targ = in &
754             ARM_DPI_REGS_RM_MASK;
755         dpi_inst.dpii_un.dpii_ri.dpisr_code = in &
756             ARM_DPI_REGS_SHIFT_MASK >> ARM_DPI_REGS_SHIFT_SHIFT;
757     } else {
758         /* Immediate shift */
759         dpi_inst.dpii_stype = ARM_DPI_SHIFTER_SIMM;
760         dpi_inst.dpii_un.dpii_si.dpiss_imm = (in &
761             ARM_DPI_IMS_SHIMM_MASK) >> ARM_DPI_IMS_SHIMM_SHIFT;
762         dpi_inst.dpii_un.dpii_si.dpiss_code = (in &
763             ARM_DPI_IMS_SHIFT_MASK) >> ARM_DPI_IMS_SHIFT_SHIFT;
764         dpi_inst.dpii_un.dpii_si.dpiss_targ = in & ARM_DPI_IMS_RM_MASK;
765         if (dpi_inst.dpii_un.dpii_si.dpiss_code == DPI_S_ROR &&
766             dpi_inst.dpii_un.dpii_si.dpiss_imm == 0)
767             dpi_inst.dpii_un.dpii_si.dpiss_code = DPI_S_RRX;
768
769         if (dpi_inst.dpii_un.dpii_si.dpiss_code == DPI_S_LSL &&
770             dpi_inst.dpii_un.dpii_si.dpiss_imm == 0)
771             dpi_inst.dpii_un.dpii_si.dpiss_code = DPI_S_NONE;

```

```

772     }
773
774     /*
775     * Print everything before the shifter based on the instruction
776     */
777     switch (dpi_inst.dpii_op) {
778     case DPI_OP_MOV:
779     case DPI_OP_MVN:
780         len = snprintf(buf, buflen, "%s%s %s",
781             arm_dpi_opnames[dpi_inst.dpii_op],
782             arm_cond_names[dpi_inst.dpii_cond],
783             dpi_inst.dpii_sbit != 0 ? "s" : "",
784             dpi_inst.dpii_sbit != 0 ? "S" : "",
785             arm_reg_names[dpi_inst.dpii_rd]);
786         break;
787     case DPI_OP_CMP:
788     case DPI_OP_CMN:
789     case DPI_OP_TST:
790     case DPI_OP_TEQ:
791         len = snprintf(buf, buflen, "%s %s",
792             arm_dpi_opnames[dpi_inst.dpii_op],
793             arm_cond_names[dpi_inst.dpii_cond],
794             arm_reg_names[dpi_inst.dpii_rn]);
795         break;
796     default:
797         len = snprintf(buf, buflen,
798             "%s%s %s, %s", arm_dpi_opnames[dpi_inst.dpii_op],
799             arm_cond_names[dpi_inst.dpii_cond],
800             dpi_inst.dpii_sbit != 0 ? "s" : "",
801             dpi_inst.dpii_sbit != 0 ? "S" : "",
802             arm_reg_names[dpi_inst.dpii_rd],
803             arm_reg_names[dpi_inst.dpii_rn]);
804         break;
805     }
806
807     if (len >= buflen)
808         return (-1);
809     buflen -= len;
810     buf += len;
811
812     /*
813     * Print the shifter as appropriate
814     */
815     switch (dpi_inst.dpii_stype) {
816     case ARM_DPI_SHIFTER_IMM32: {
817         uint32_t rawimm, imm;
818         int rawrot, rot;
819
820         rawimm = dpi_inst.dpii_un.dpii_im.dpisi_imm;
821         rawrot = dpi_inst.dpii_un.dpii_im.dpisi_rot;
822
823         rot = rawrot * 2;
824         imm = (rawimm << (32 - rot)) | (rawimm >> rot);
825
826         len = snprintf(buf, buflen, ", #%u, %d ; 0x%08x", rawimm,
827             rawrot, imm);
828         break;
829     }
830     case ARM_DPI_SHIFTER_SREG:
831         if (dpi_inst.dpii_un.dpii_ri.dpiss_code == DPI_S_NONE) {
832             len = snprintf(buf, buflen, ", %s",
833                 arm_reg_names[dpi_inst.dpii_un.dpii_si.dpiss_targ]);
834             break;
835         }
836         if (dpi_inst.dpii_un.dpii_ri.dpiss_code == DPI_S_RRX) {
837             len = snprintf(buf, buflen, ", %s rrx",

```



```

465     len = snprintf(buf, buflen, ", %s RRX",
466                   arm_reg_names[dpi_inst.dpii_un.dpii_si.dpiss_targ]);
467     break;
468 }
469 len = snprintf(buf, buflen, ", %s, %s #d",
470               arm_reg_names[dpi_inst.dpii_un.dpii_si.dpiss_targ],
471               arm_dpi_shifts[dpi_inst.dpii_un.dpii_si.dpiss_code],
472               dpi_inst.dpii_un.dpii_si.dpiss_imm);
473 break;
474 case ARM_DPI_SHIFTER_SREG:
475     len = snprintf(buf, buflen, ", %s, %s %s",
476                   arm_reg_names[dpi_inst.dpii_un.dpii_ri.dpissr_targ],
477                   arm_dpi_shifts[dpi_inst.dpii_un.dpii_ri.dpissr_code],
478                   arm_reg_names[dpi_inst.dpii_un.dpii_ri.dpissr_val]);
479     break;
480 }
481
482     return (len < buflen ? 0 : -1);
483 }
484
485 /*
486 * This handles the byte and word size loads and stores. It does not handle the
487 * multi-register loads or the 'extra' ones. The instruction has the generic
488 * form off:
489 *
490 * 31 - 28 | 27 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11 - 0
491 * [ cond | 0 0 | I | P | U | B | W | L | Rn | Rd | mode_specific ]
492 *
493 * Here the bits mean the following:
494 *
495 * Rn: The base register used by the addressing mode
496 * Rd: The register to load to or store from
497 * L bit: If L=1 then a load, else store
498 * B bit: If B=1 then work on a byte, else a 32-bit word
499 *
500 * The remaining pieces determine the mode we are operating in:
501 * I bit: If 0 use immediate offsets, otherwise if 1 used register based offsets
502 * P bit: If 0 use post-indexed addressing. If 1, indexing mode is either offset
503 * addressing or pre-indexed addressing based on the W bit.
504 * U bit: If 1, offset is added to base, if 0 offset is subtracted from base
505 * W bit: This bits interpretation varies based on the P bit. If P is zero then
506 * W indicates whether a normal memory access is performed or if a read
507 * from user memory is performed (W = 1).
508 * If P is 1 then then when W = 0 the base register is not updated and
509 * when W = 1 the calculated address is written back to the base
510 * register.
511 *
512 * Based on these combinations there are a total of nine different operating
513 * modes, though not every LDR and STR variant can reach them all.
514 */
515 static int
516 arm_dis_ldstr(uint32_t in, char *buf, size_t buflen)
517 {
518     arm_cond_code_t cc;
519     arm_reg_t rd, rn, rm;
520     int ibit, pbit, ubit, bbit, wbit, lbit;
521     arm_dpi_shift_code_t sc;
522     uint8_t simm;
523     size_t len;
524
525     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
526     ibit = in & ARM_LS_IBIT_MASK;
527     pbit = in & ARM_LS_PBIT_MASK;
528     ubit = in & ARM_LS_UBIT_MASK;
529     bbit = in & ARM_LS_BBIT_MASK;
530     wbit = in & ARM_LS_WBIT_MASK;

```

```

901     lbit = in & ARM_LS_LBIT_MASK;
902     rd = (in & ARM_LS_RD_MASK) >> ARM_LS_RD_SHIFT;
903     rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
904
905     len = snprintf(buf, buflen, "%s%s%s %s, ", lbit != 0 ? "ldr" : "str",
906                  arm_cond_names[cc], bbit != 0 ? "b" : "",
907                  (pbit == 0 && wbit != 0) ? "t" : "",
908                  len = snprintf(buf, buflen, "%s%s%s %s, ", lbit != 0 ? "LDR" : "STR",
909                  arm_cond_names[cc], bbit != 0 ? "B" : "",
910                  (pbit == 0 && wbit != 0) ? "T" : "",
911                  arm_reg_names[rd]);
912     if (len >= buflen)
913         return (-1);
914
915     /* Figure out the specifics of the encoding for the rest */
916     if (ibit == 0 && pbit != 0) {
917         /*
918          * This is the immediate offset mode (A5.2.2). That means that
919          * we have something of the form [ <Rn>, #+/-<offset_12> ]. All
920          * of the mode specific bits contribute to offset_12. We also
921          * handle the pre-indexed version (A5.2.5) which depends on the
922          * wbit being set.
923          */
924         len += snprintf(buf + len, buflen - len, "[%s, #s%d]s",
925                       arm_reg_names[rn], ubit != 0 ? "" : "-",
926                       in & ARM_LS_IMM_MASK, wbit != 0 ? "!" : "");
927     } else if (ibit != 0 && pbit != 0) {
928         /*
929          * This handles A5.2.2, A5.2.3, A5.2.6, and A5.2.7. We can have
930          * one of two options. If the non-rm bits (11-4) are all zeros
931          * then we have a special case of a register offset is just
932          * being added. Otherwise we have a scaled register offset where
933          * the shift code matters.
934          */
935         rm = in & ARM_LS_REG_RM_MASK;
936         len += snprintf(buf + len, buflen - len, "[%s, %s%s",
937                       arm_reg_names[rn], ubit != 0 ? "" : "-",
938                       arm_reg_names[rm]);
939         if (len >= buflen)
940             return (-1);
941         if ((in & ARM_LS_REG_NRM_MASK) != 0) {
942             simm = (in & ARM_LS_SCR_SIMM_MASK) >>
943                   ARM_LS_SCR_SIMM_SHIFT;
944             sc = (in & ARM_LS_SCR_SCODE_MASK) >>
945                   ARM_LS_SCR_SCODE_SHIFT;
946
947             if (simm == 0 && sc == DPI_S_ROR)
948                 sc = DPI_S_RRX;
949
950             len += snprintf(buf + len, buflen - len, "%s",
951                           arm_dpi_shifts[sc]);
952             if (len >= buflen)
953                 return (-1);
954             if (sc != DPI_S_RRX) {
955                 len += snprintf(buf + len, buflen - len, " #d",
956                               simm);
957                 if (len >= buflen)
958                     return (-1);
959             }
960         }
961         len += snprintf(buf + len, buflen - len, "]s",
962                       wbit != 0 ? "!" : "");
963     } else if (ibit == 0 && pbit == 0 && wbit == 0) {
964         /* A5.2.8 immediate post-indexed */
965         len += snprintf(buf + len, buflen - len, "[%s, #s%d",
966                       arm_reg_names[rn], ubit != 0 ? "" : "-",

```

```

964         in & ARM_LS_IMM_MASK);
965     } else if (ibit != 0 && pbit == 0 && wbit == 0) {
966         /* A5.2.9 and A5.2.10 */
967         rm = in & ARM_LS_REG_RM_MASK;
968         len += snprintf(buf + len, buflen - len, "[%s], %s%s",
969             arm_reg_names[rm], ubit != 0 ? "" : "-",
970             arm_reg_names[rm]);
971         if ((in & ARM_LS_REG_NRM_MASK) != 0) {
972             simm = (in & ARM_LS_SCR_SIMM_MASK) >>
973                 ARM_LS_SCR_SIMM_SHIFT;
974             sc = (in & ARM_LS_SCR_SCODE_MASK) >>
975                 ARM_LS_SCR_SCODE_SHIFT;
976
977             if (simm == 0 && sc == DPI_S_ROR)
978                 sc = DPI_S_RRX;
979
980             len += snprintf(buf + len, buflen - len, "%s",
981                 arm_dpi_shifts[sc]);
982             if (len >= buflen)
983                 return (-1);
984             if (sc != DPI_S_RRX)
985                 len += snprintf(buf + len, buflen - len,
986                     " %#d", simm);
987         }
988     }
989
990     return (len < buflen ? 0 : -1);
991 }
992
993 static void
994 print_range(char **bufp, size_t *buflenp, uint16_t regs, uint16_t precede)
995 {
996     char *buf = *bufp;
997     size_t buflen = *buflenp;
998     boolean_t cont = B_FALSE;
999     int minreg = -1;
1000    int i;
1001
1002    *buf = '\0';
1003
1004    if (precede && regs)
1005        strlcat(buf, " ", buflen);
1006
1007    for (i = 0; i < 16; i++) {
1008        boolean_t present = (regs & (1 << i)) != 0;
1009        boolean_t lastreg = (regs & (2 << i)) == 0;
1010
1011        if (!present)
1012            continue;
1013
1014        if (minreg == -1) {
1015            if (cont)
1016                strlcat(buf, ", ", buflen);
1017
1018            strlcat(buf, arm_reg_names[i], buflen);
1019
1020            if (!lastreg)
1021                minreg = i;
1022        } else {
1023            if (lastreg) {
1024                strlcat(buf, "-", buflen);
1025                strlcat(buf, arm_reg_names[i], buflen);
1026                minreg = -1;
1027            }
1028        }
1029    }

```

```

1030         cont = B_TRUE;
1031     }
1032
1033     *bufp += strlen(buf);
1034     *buflenp -= strlen(buf);
1035 }
1036
1037 static size_t
1038 print_reg_list(char *buf, size_t buflen, uint16_t regs)
1039 {
1040     char *save = buf;
1041
1042     print_range(&buf, &buflen, regs & 0x01ff, 0);
1043     print_range(&buf, &buflen, regs & 0x0200, regs & 0x01ff); /* fp */
1044     print_range(&buf, &buflen, regs & 0x0c00, regs & 0x03ff);
1045     print_range(&buf, &buflen, regs & 0x1000, regs & 0x0fff); /* ip */
1046     print_range(&buf, &buflen, regs & 0x2000, regs & 0x1fff); /* sp */
1047     print_range(&buf, &buflen, regs & 0x4000, regs & 0x3fff); /* lr */
1048     print_range(&buf, &buflen, regs & 0x8000, regs & 0x7fff); /* pc */
1049
1050     return (strlen(save));
1051 }
1052
1053 #endif /* ! codereview */
1054 /*
1055  * This handles load and store multiple instructions. The general format is as
1056  * follows:
1057  *
1058  * 31 - 28 | 27 26 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-0
1059  * [ cond | 1 0 0 | P | U | S | W | L | Rn | register set
1060  *
1061  * The register set has one bit per register. If a bit is set it indicates that
1062  * register and if it is not set then it indicates that the register is not
1063  * included in this.
1064  *
1065  * S bit: If the instruction is a LDM and we load the PC, the S == 1 tells us to
1066  * load the CPSR from SPSR after the other regs are loaded. If the instruction
1067  * is a STM or LDM without touching the PC it indicates that if we are
1068  * privileged we should send the banked registers.
1069  *
1070  * L bit: Where this is a load or store. Load is active high.
1071  *
1072  * P bit: If P == 0 then Rn is included in the memory region transfers and its
1073  * location is dependent on the U bit. It is at the top (U == 0) or bottom (U ==
1074  * 1). If P == 1 then it is excluded and lies one word beyond the top (U == 0)
1075  * or bottom based on the U bit.
1076  *
1077  * U bit: If U == 1 then the transfer is made upwards and if U == 0 then the
1078  * transfer is made downwards.
1079  *
1080  * W bit: If set then we increment the base register after the transfer. It is
1081  * modified by 4 times the number of registers in the list. If the U bit is
1082  * positive then that value is added to Rn otherwise it is subtracted.
1083  *
1084  * The overall layout for this is
1085  * (LDM|STM){<cond><addressing mode> Rn{!}, <registers>{^}. Here the ! is based
1086  * on having the W bit set. The ^ bit depends on whether S is set or not.
1087  *
1088  * There are four normal addressing modes: IA, IB, DA, DB. There are also
1089  * corresponding stack addressing modes that exist. However we have no way of
1090  * knowing which are the ones being used, therefore we are going to default to
1091  * the non-stack versions which are listed as the primary.
1092  *
1093  * Finally the last useful bit is how the registers list is specified. It is a
1094  * comma separated list inside of { }. However, a user may separate a contiguous
1095  * range by the use of a -, eg. R0 - R4. However, it is impossible for us to map

```

```

1096 * back directly to what the user did. So for now, we punt on second down and
1097 * instead just list each individual register rather than attempt a joining
1098 * routine.
1099 */
1100 static int
1101 arm_dis_ldstr_multi(uint32_t in, char *buf, size_t buflen)
1102 {
1103     int sbit, wbit, lbit;
1104     int sbit, wbit, lbit, ii, cont;
1105     uint16_t regs, addr_mode;
1106     arm_reg_t rn;
1107     arm_cond_code_t cc;
1108     size_t len;
1109
1110     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1111     sbit = in & ARM_LSM_SBIT_MASK;
1112     wbit = in & ARM_LSM_WBIT_MASK;
1113     lbit = in & ARM_LSM_LBIT_MASK;
1114     rn = (in & ARM_LSM_RN_MASK) >> ARM_LSM_RN_SHIFT;
1115     regs = in & ARM_LSM_RLIST_MASK;
1116     addr_mode = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
1117
1118     if ((lbit == 0 && addr_mode == 2 && rn == ARM_REG_R13 && wbit != 0) ||
1119         (lbit != 0 && addr_mode == 1 && rn == ARM_REG_R13 && wbit != 0))
1120         len = snprintf(buf, buflen, "%s%s { ",
1121             lbit != 0 ? "pop" : "push",
1122             arm_cond_names[cc]);
1123     else
1124 #endif /* !codereview */
1125         len = snprintf(buf, buflen, "%s%s%s %s%s, { ",
1126             lbit != 0 ? "ldm" : "stm",
1127             lbit != 0 ? "LDM" : "STM",
1128             arm_cond_names[cc],
1129             arm_lsm_mode_names[addr_mode],
1130             arm_reg_names[rn],
1131             wbit != 0 ? "!" : "");
1132
1133     len += print_reg_list(buf + len, buflen - len, regs);
1134     cont = 0;
1135     for (ii = 0; ii < 16; ii++) {
1136         if (!(regs & (1 << ii)))
1137             continue;
1138
1139         len += snprintf(buf + len, buflen - len, "%s%s",
1140             cont > 0 ? ", " : "", arm_reg_names[ii]);
1141         if (len >= buflen)
1142             return (-1);
1143         cont++;
1144     }
1145
1146     len += snprintf(buf + len, buflen - len, " }%s", sbit != 0 ? "^" : "");
1147     return (len >= buflen ? -1 : 0);
1148 }
1149
1150 /*
1151 * Here we need to handle miscellaneous loads and stores. This is used to load
1152 * Here we need to handle miscellaneous loads and stores. This is used to load
1153 * and store signed and unsigned half words. To load a signed byte. And to load
1154 * and store double words. There is no specific store routines for signed bytes
1155 * and halfwords as they are supposed to use the SRB and STRH. There are two
1156 * primary encodings this time. The general case looks like:
1157 *
1158 * 31 - 28 | 27 - 25 | 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11-8 | 7 | 6 | 5 | 4 | 3-0
1159 * [ cond | 0 | P | U | I | W | L | Rn | Rd | amode | 1 | S | H | 1 | amode ]
1160 *
1161 * The I, P, U, and W bits specify the addressing mode.

```

```

1148 * The L, S, and H bits describe the type and size.
1149 * Rn: The base register used by the addressing mode
1150 * Rd: The register to load to or store from
1151 *
1152 * The other bits specifically mean:
1153 * I bit: If set to one the address specific pieces are immediate. Otherwise
1154 * they aren't.
1155 * P bit: If P is 0 used post-indexed addressing. If P is 1 its behavior is
1156 * based on the value of W.
1157 * U bit: If U is one the offset is added to the base otherwise subtracted
1158 * W bit: When P is one a value of W == 1 says that the resulting memory address
1159 * should be written back to the base register. The base register isn't touched
1160 * when W is zero.
1161 *
1162 * The L, S, and H bits combine in the following table:
1163 *
1164 * L | S | H | Meaning
1165 * ---|---|---|-----
1166 * 0 | 0 | 1 | store halfword
1167 * 0 | 1 | 0 | load doubleword
1168 * 0 | 1 | 1 | store doubleword
1169 * 1 | 0 | 1 | load unsigned half word
1170 * 1 | 1 | 0 | load signed byte
1171 * 1 | 1 | 1 | load signed halfword
1172 *
1173 * The final format of this is:
1174 * LDR|STR{<cond>}H|SH|SB|D <rd>, address_mode
1175 */
1176 static int
1177 arm_dis_els(uint32_t in, char *buf, size_t buflen)
1178 {
1179     arm_cond_code_t cc;
1180     arm_reg_t rn, rd;
1181     const char *iname, *suffix;
1182     int lbit, sbit, hbit, pbit, ubit, ibit, wbit;
1183     uint8_t imm;
1184     size_t len;
1185
1186     lbit = in & ARM_ELS_LBIT_MASK;
1187     sbit = in & ARM_ELS_SBIT_MASK;
1188     hbit = in & ARM_ELS_HBIT_MASK;
1189
1190     if (lbit || (sbit && hbit == 0))
1191         iname = "ldr";
1192     else if (sbit && hbit == 0)
1193         iname = "str";
1194     else
1195         iname = "STR";
1196
1197     if (sbit == 0 && hbit)
1198         suffix = "h";
1199     else if (sbit && hbit == 0)
1200         suffix = "D";
1201     else if (sbit && hbit == 0)
1202         suffix = "sb";
1203     else if (sbit && hbit)
1204         suffix = "sh";
1205     else
1206         suffix = "SH";
1207
1208     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1209     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1210     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;

```

```

1208     len = snprintf(buf, buflen, "%s%s%s %s, ", iname, arm_cond_names[cc],
1209                   suffix, arm_reg_names[rd]);
1210     if (len >= buflen)
1211         return (-1);
1212
1213     pbit = in & ARM_ELS_PBIT_MASK;
1214     ubit = in & ARM_ELS_UBIT_MASK;
1215     ibit = in & ARM_ELS_IBIT_MASK;
1216     wbit = in & ARM_ELS_WBIT_MASK;
1217
1218     if (pbit && ibit) {
1219         /* Handle A5.3.2 and A5.3.4 immediate offset and pre-indexed */
1220         /* Bits 11-8 form the upper 4 bits of imm */
1221         imm = (in & ARM_ELS_UP_AM_MASK) >> (ARM_ELS_UP_AM_SHIFT - 4);
1222         imm |= in & ARM_ELS_LOW_AM_MASK;
1223         len += snprintf(buf + len, buflen - len, "[%s, #%s%d]s",
1224                       arm_reg_names[rn],
1225                       ubit != 0 ? "!" : "-", imm,
1226                       wbit != 0 ? "!" : "");
1227     } else if (pbit && ibit == 0) {
1228         /* Handle A5.3.3 and A5.3.5 register offset and pre-indexed */
1229         len += snprintf(buf + len, buflen - len, "[%s %s]s",
1230                       arm_reg_names[rn],
1231                       ubit != 0 ? "!" : "-",
1232                       arm_reg_names[in & ARM_ELS_LOW_AM_MASK],
1233                       wbit != 0 ? "!" : "");
1234     } else if (pbit == 0 && ibit) {
1235         /* A5.3.6 Immediate post-indexed */
1236         /* Bits 11-8 form the upper 4 bits of imm */
1237         imm = (in & ARM_ELS_UP_AM_MASK) >> (ARM_ELS_UP_AM_SHIFT - 4);
1238         imm |= in & ARM_ELS_LOW_AM_MASK;
1239         len += snprintf(buf + len, buflen - len, "[%s], #%s%d",
1240                       arm_reg_names[rn], ubit != 0 ? "!" : "-", imm);
1241     } else if (pbit == 0 && ibit == 0) {
1242         /* Handle A 5.3.7 Register post-indexed */
1243         len += snprintf(buf + len, buflen - len, "[%s], %s%s",
1244                       arm_reg_names[rn], ubit != 0 ? "!" : "-",
1245                       arm_reg_names[in & ARM_ELS_LOW_AM_MASK]);
1246     }
1247
1248     return (len >= buflen ? -1 : 0);
1249 }
1250
1251 /*
1252  * Handle SWP and SWPB out of the extra loads/stores extensions.
1253  */
1254 static int
1255 arm_dis_swap(uint32_t in, char *buf, size_t buflen)
1256 {
1257     arm_cond_code_t cc;
1258     arm_reg_t rn, rd, rm;
1259
1260     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1261     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1262     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;
1263     rm = in & ARM_ELS_RN_MASK;
1264
1265     if (snprintf(buf, buflen, "swp%s%s %s, %s, [%s]",
1266                787 if (snprintf(buf, buflen, "SWP%s%s %s, %s, [%s]",
1267                arm_cond_names[cc],
1268                (in & ARM_ELS_SWAP_BYTE_MASK) ? "b" : "",
1269                (in & ARM_ELS_SWAP_BYTE_MASK) ? "B" : "",
1270                arm_reg_names[rd], arm_reg_names[rm], arm_reg_names[rm]) >=
1271                buflen)
1272         return (-1);

```

```

1272         return (0);
1273     }
1274
1275 /*
1276  * Handle LDREX and STREX out of the extra loads/stores extensions.
1277  */
1278 static int
1279 arm_dis_lsexcl(uint32_t in, char *buf, size_t buflen)
1280 {
1281     arm_cond_code_t cc;
1282     arm_reg_t rn, rd, rm;
1283     int lbit;
1284     size_t len;
1285
1286     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1287     rn = (in & ARM_ELS_RN_MASK) >> ARM_ELS_RN_SHIFT;
1288     rd = (in & ARM_ELS_RD_MASK) >> ARM_ELS_RD_SHIFT;
1289     rm = in & ARM_ELS_RN_MASK;
1290     lbit = in & ARM_ELS_LBIT_MASK;
1291
1292     len = snprintf(buf, buflen, "%s%s%sex %s, ",
1293                  lbit != 0 ? "ldr" : "str",
1294                  814 len = snprintf(buf, buflen, "%s%s%EX %s, ",
1295                  815 lbit != 0 ? "LDR" : "STR",
1296                  arm_cond_names[cc], arm_reg_names[rd]);
1297     if (len >= buflen)
1298         return (-1);
1299
1300     if (lbit)
1301         len += snprintf(buf + len, buflen - len, "[%s]",
1302                       arm_reg_names[rm]);
1303     else
1304         len += snprintf(buf + len, buflen - len, "%s, [%s]",
1305                       arm_reg_names[rm], arm_reg_names[rm]);
1306     return (len >= buflen ? -1 : 0);
1307 }
1308 /*
1309  * This is designed to handle the multiplication instruction extension space.
1310  * Note that this doesn't actually cover all of the multiplication instructions
1311  * available in ARM, but all of the ones that are in this space. This includes
1312  * the following instructions:
1313  *
1314  * There are three basic encoding formats:
1315  *
1316  * Multiply (acc):
1317  * 31 - 28 | 27 - 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11-8 | 7 | 6 | 5 | 4 | 3-0
1318  * [ cond | 0 | 0 | 0 | A | S | Rn | Rd | Rs | 1 | 0 | 0 | 1 | Rm ]
1319  *
1320  * Unsigned multiply acc acc long
1321  * 31 - 28 | 27 - 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11-8 | 7 | 6 | 5 | 4 | 3-0
1322  * [ cond | 0 | 0 | 1 | 0 | 0 | RdHi | RdLo | Rs | 1 | 0 | 0 | 1 | Rm ]
1323  *
1324  * Multiply (acc) long:
1325  * 31 - 28 | 27 - 24 | 23 | 22 | 21 | 20 | 19-16 | 15-12 | 11-8 | 7 | 6 | 5 | 4 | 3-0
1326  * [ cond | 0 | 1 | Un | A | S | RdHi | RdLo | Rs | 1 | 0 | 0 | 1 | Rm ]
1327  *
1328  * A bit: Accumulate
1329  * Un bit: Unsigned is active low, signed is active high
1330  * S bit: Indicates whether the status register should be updated.
1331  *
1332  * MLA(S) and MUL(S) make up the first type of instructions.
1333  * UMAAL makes up the second group.
1334  * (U|S)MULL(S), (U|S)MLAL(S), Make up the third.
1335  */

```

```

1336 static int
1337 arm_dis_extmul(uint32_t in, char *buf, size_t buflen)
1338 {
1339     arm_cond_code_t cc;
1340     arm_reg_t rd, rn, rs, rm;
1341     size_t len;

1342     /*
1343      * RdHi is equal to rd here. RdLo is equal to Rn here.
1344      */
1345     rd = (in & ARM_EMULT_RD_MASK) >> ARM_EMULT_RD_SHIFT;
1346     rn = (in & ARM_EMULT_RN_MASK) >> ARM_EMULT_RN_SHIFT;
1347     rs = (in & ARM_EMULT_RS_MASK) >> ARM_EMULT_RS_SHIFT;
1348     rm = in & ARM_EMULT_RM_MASK;

1351     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;

1353     if ((in & ARM_EMULT_MA_MASK) == 0) {
1354         if (in & ARM_EMULT_ABIT_MASK) {
1355             len = snprintf(buf, buflen, "mla%s%s %s, %s, %s, %s",
1356                877             len = snprintf(buf, buflen, "MLA%s%s %s, %s, %s, %s",
1357                arm_cond_names[cc],
1358                (in & ARM_EMULT_SBIT_MASK) ? "s" : "",
1359                (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1360                arm_reg_names[rd], arm_reg_names[rm],
1361                arm_reg_names[rs]);
1362             } else {
1363                 len = snprintf(buf, buflen, "mul%s%s %s, %s, %s",
1364                883                 len = snprintf(buf, buflen, "MUL%s%s %s, %s, %s",
1365                arm_cond_names[cc],
1366                (in & ARM_EMULT_SBIT_MASK) ? "s" : "",
1367                (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1368                arm_reg_names[rd], arm_reg_names[rm],
1369                arm_reg_names[rs]);
1370             }
1371         } else if ((in & ARM_EMULT_UMA_MASK) == ARM_EMULT_UMA_TARG) {
1372             len = snprintf(buf, buflen, "umaal%s %s, %s, %s, %s",
1373                891             len = snprintf(buf, buflen, "UMAAL%s %s, %s, %s, %s",
1374                arm_cond_names[cc], arm_reg_names[rd],
1375                arm_reg_names[rm], arm_reg_names[rs]);
1376         } else if ((in & ARM_EMULT_MAL_MASK) == ARM_EMULT_MAL_TARG) {
1377             len = snprintf(buf, buflen, "%s%s%s %s, %s, %s, %s",
1378                896             (in & ARM_EMULT_UNBIT_MASK) ? "s" : "u",
1379             (in & ARM_EMULT_ABIT_MASK) ? "mlal" : "mull",
1380             (in & ARM_EMULT_UNBIT_MASK) ? "S" : "U",
1381             (in & ARM_EMULT_ABIT_MASK) ? "MLAL" : "MULL",
1382             arm_cond_names[cc],
1383             (in & ARM_EMULT_SBIT_MASK) ? "s" : "",
1384             (in & ARM_EMULT_SBIT_MASK) ? "S" : "",
1385             arm_reg_names[rd], arm_reg_names[rm],
1386             arm_reg_names[rs]);
1387         } else {
1388             /* Not a supported instruction in this space */
1389             return (-1);
1390         }
1391     }
1392     return (len >= buflen ? -1 : 0);
1393 }

1387 /*
1388  * Here we handle the three different cases of moving to and from the various
1389  * status registers in both register mode and in immediate mode.
1390  */
1391 static int
1392 arm_dis_status_regs(uint32_t in, char *buf, size_t buflen)
1393 {

```

```

1394     arm_cond_code_t cc;
1395     arm_reg_t rd, rm;
1396     uint8_t field;
1397     int imm;
1398     size_t len;

1400     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;

1402     if ((in & ARM_CDSP_MRS_MASK) == ARM_CDSP_MRS_TARG) {
1403         rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1404         if (snprintf(buf, buflen, "mrs%s %s, %s", arm_cond_names[cc],
1405            926         if (snprintf(buf, buflen, "MRS%s %s, %s", arm_cond_names[cc],
1406            arm_reg_names[rd],
1407            (in & ARM_CDSP_STATUS_RBIT) != 0 ? "spsr" : "cpsr") >=
1408            (in & ARM_CDSP_STATUS_RBIT) != 0 ? "SPSR" : "CPSR") >=
1409            buflen)
1410             return (-1);
1411         return (0);
1412     }

1412     field = (in & ARM_CDSP_MSR_F_MASK) >> ARM_CDSP_MSR_F_SHIFT;
1413     len = snprintf(buf, buflen, "msr%s %s_%s, ", arm_cond_names[cc],
1414        (in & ARM_CDSP_STATUS_RBIT) != 0 ? "spsr" : "cpsr",
1415        935     len = snprintf(buf, buflen, "MSR%s %s_%s, ", arm_cond_names[cc],
1416        936     (in & ARM_CDSP_STATUS_RBIT) != 0 ? "SPSR" : "CPSR",
1417        arm_cdsp_msr_field_names[field]);
1418     if (len >= buflen)
1419         return (-1);

1419     if (in & ARM_CDSP_MSR_ISIMM_MASK) {
1420         imm = in & ARM_CDSP_MSR_IMM_MASK;
1421         imm <<= (in & ARM_CDSP_MSR_RI_MASK) >> ARM_CDSP_MSR_RI_SHIFT;
1422         len += snprintf(buf + len, buflen - len, "#%d", imm);
1423     } else {
1424         rm = in & ARM_CDSP_RM_MASK;
1425         len += snprintf(buf + len, buflen - len, "%s",
1426            arm_reg_names[rm]);
1427     }

1429     return (len >= buflen ? -1 : 0);
1430 }

1432 /*
1433  * Here we need to handle the Control And DSP instruction extension space. This
1434  * consists of several different instructions. Unlike other extension spaces
1435  * there isn't as much that is similar here as there is stuff that is different.
1436  * Oh well, that's a part of life. Instead we do a little bit of additional
1437  * parsing here.
1438  *
1439  * The first group that we separate out are the instructions that interact with
1440  * the status registers. Those are handled in their own function.
1441  */
1442 static int
1443 arm_dis_cdsp_ext(uint32_t in, char *buf, size_t buflen)
1444 {
1445     uint16_t imm, op;
1446     arm_cond_code_t cc;
1447     arm_reg_t rd, rm, rn, rs;
1448     size_t len;

1450     if ((in & ARM_CDSP_STATUS_MASK) == ARM_CDSP_STATUS_TARG)
1451         return (arm_dis_status_regs(in, buf, buflen));

1453     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;

1455     /*

```

```

1456 * This gets the Branch/exchange as well as the Branch and link/exchange
1457 * pieces. These generally also transform the instruction set into
1458 * something we can't actually disassemble. Here the lower mask and
1459 * target is the opposite. eg. the target bits are not what we want.
1460 */
1461 if ((in & ARM_CDSP_BEX_UP_MASK) == ARM_CDSP_BEX_UP_TARG &&
1462     (in & ARM_CDSP_BEX_LOW_MASK) != ARM_CDSP_BEX_NLOW_TARG) {
1463     rm = in & ARM_CDSP_RM_MASK;
1464     imm = (in & ARM_CDSP_BEX_TYPE_MASK) >> ARM_CDSP_BEX_TYPE_SHIFT;
1465     if (snprintf(buf, buflen, "b%s%s %s",
1466                 imm == ARM_CDSP_BEX_TYPE_X ? "x" :
1467                 imm == ARM_CDSP_BEX_TYPE_J ? "xj" : "lx",
1468                 987
1469                 if (snprintf(buf, buflen, "B%s%s %s",
1470                             imm == ARM_CDSP_BEX_TYPE_X ? "X" :
1471                             imm == ARM_CDSP_BEX_TYPE_J ? "XJ" : "LX",
1472                             arm_cond_names[cc], arm_reg_names[rm]) >= buflen)
1473                     return (-1);
1474     }
1475     return (0);
1476 }
1477
1478 /* Count leading zeros */
1479 if ((in & ARM_CDSP_CLZ_MASK) == ARM_CDSP_CLZ_TARG) {
1480     rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1481     rn = in & ARM_CDSP_RN_MASK;
1482     rm = in & ARM_CDSP_RM_MASK;
1483     if (snprintf(buf, buflen, "clz%s %s, %s", arm_cond_names[cc],
1484                 999
1485                 if (snprintf(buf, buflen, "CLZ%s %s, %s", arm_cond_names[cc],
1486                             arm_reg_names[rd], arm_reg_names[rm]) >= buflen)
1487                     return (-1);
1488     }
1489     return (0);
1490 }
1491
1492 if ((in & ARM_CDSP_SAT_MASK) == ARM_CDSP_SAT_TARG) {
1493     rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1494     rn = (in & ARM_CDSP_RN_MASK) >> ARM_CDSP_RN_SHIFT;
1495     rm = in & ARM_CDSP_RM_MASK;
1496     imm = (in & ARM_CDSP_SAT_OP_MASK) >> ARM_CDSP_SAT_OP_SHIFT;
1497     if (snprintf(buf, buflen, "q%s%s %s, %s, %s",
1498                 1010
1499                 if (snprintf(buf, buflen, "Q%s%s %s, %s, %s",
1500                             arm_cond_sat_opnames[imm], arm_cond_names[cc],
1501                             arm_reg_names[rd], arm_reg_names[rm],
1502                             arm_reg_names[rn]) >= buflen)
1503                     return (-1);
1504     }
1505     return (0);
1506 }
1507
1508 /*
1509 * Breakpoint instructions are a bit different. While they are in the
1510 * conditional instruction namespace, they actually aren't defined to
1511 * take a condition. That's just how it rolls. The breakpoint is a
1512 * 16-bit value. The upper 12 bits are stored together and the lower
1513 * four together.
1514 */
1515 if ((in & ARM_CDSP_BKPT_MASK) == ARM_CDSP_BKPT_TARG) {
1516     if (cc != ARM_COND_NACC)
1517         return (-1);
1518     imm = (in & ARM_CDSP_BKPT_UIMM_MASK) >>
1519           ARM_CDSP_BKPT_UIMM_SHIFT;
1520     imm <<= 4;
1521     imm |= (in & ARM_CDSP_BKPT_LIMM_MASK);
1522     if (snprintf(buf, buflen, "bkpt %d", imm) >= buflen)
1523         if (snprintf(buf, buflen, "BKPT %d", imm) >= buflen)
1524             return (1);
1525     return (0);
1526 }
1527
1528 /*

```

```

1516 * Here we need to handle another set of multiplies. Specifically the
1517 * Signed multiplies. This is SMLA<x><y>, SMLAW<y>, SMULW<y>,
1518 * SMLAL<x><y>, SMUL<x><y>. These instructions all follow the form:
1519 *
1520 * 31 - 28 | 27-25 | 24 | 23 | 22-21 | 20 | 19-16 | 15-12 | 11 - 8 | 7 | 6 | 5 | 4 | 3-0
1521 * [ cond | 0 | 1 | 0 | op. | 0 | Rn | Rd | Rs | 1 | y | x | 0 | Rm ]
1522 *
1523 * If x is one a T is used for that part of the name. Otherwise a B is.
1524 * The same holds true for y.
1525 *
1526 * These instructions map to the following opcodes:
1527 * SMLA<x><y>: 00,
1528 * SMLAW<y>: 01 and x is zero,
1529 * SMULW<y>: 01 and x is one,
1530 * SMLAL<x><y>: 10,
1531 * SMUL<x><y>: 11
1532 */
1533 if ((in & ARM_CDSP_SMUL_MASK) == ARM_CDSP_SMUL_TARG) {
1534     rd = (in & ARM_CDSP_RD_MASK) >> ARM_CDSP_RD_SHIFT;
1535     rn = (in & ARM_CDSP_RN_MASK) >> ARM_CDSP_RN_SHIFT;
1536     rs = (in & ARM_CDSP_RS_MASK) >> ARM_CDSP_RS_SHIFT;
1537     rm = in & ARM_CDSP_RM_MASK;
1538     op = (in & ARM_CDSP_SMUL_OP_MASK) >> ARM_CDSP_SMUL_OP_SHIFT;
1539
1540     switch (op) {
1541     case 0:
1542         len = snprintf(buf, buflen, "smla%s%s %s, %s, %s, %s",
1543                       (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "t" : "b",
1544                       (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "t" : "b",
1545                       len = snprintf(buf, buflen, "SMLA%s%s %s, %s, %s, %s",
1546                                     (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1547                                     (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",
1548                                     arm_cond_names[cc], arm_reg_names[rd],
1549                                     arm_reg_names[rm], arm_reg_names[rs],
1550                                     arm_reg_names[rn]);
1551         break;
1552     case 1:
1553         if (in & ARM_CDSP_SMUL_X_MASK) {
1554             len = snprintf(buf, buflen,
1555                           "smulw%s %s, %s, %s",
1556                           (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "t" :
1557                           "b", arm_cond_names[cc], arm_reg_names[rd],
1558                           "SMULW%s %s, %s, %s",
1559                           (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" :
1560                           "B", arm_cond_names[cc], arm_reg_names[rd],
1561                           arm_reg_names[rm], arm_reg_names[rs]);
1562         } else {
1563             len = snprintf(buf, buflen,
1564                           "smlaw%s %s, %s, %s %s",
1565                           (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "t" :
1566                           "b", arm_cond_names[cc], arm_reg_names[rd],
1567                           "SMLAW%s %s, %s, %s %s",
1568                           (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" :
1569                           "B", arm_cond_names[cc], arm_reg_names[rd],
1570                           arm_reg_names[rm], arm_reg_names[rs],
1571                           arm_reg_names[rn]);
1572         }
1573         break;
1574     case 2:
1575         len = snprintf(buf, buflen,
1576                       "smlal%s %s, %s, %s, %s",
1577                       (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "t" : "b",
1578                       (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "t" : "b",
1579                       "SMLAL%s %s, %s, %s, %s",
1580                       (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1581                       (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",

```

```

1570         arm_cond_names[cc], arm_reg_names[rd],
1571         arm_reg_names[rn], arm_reg_names[rm],
1572         arm_reg_names[rs]);
1573     break;
1574     case 3:
1575         len = snprintf(buf, buflen, "smul%s%s%s %s, %s, %s",
1576                       (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "t" : "b",
1577                       (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "t" : "b",
1578                       len = snprintf(buf, buflen, "SMUL%s%s%s %s, %s, %s",
1579                                     (in & ARM_CDSP_SMUL_X_MASK) != 0 ? "T" : "B",
1580                                     (in & ARM_CDSP_SMUL_Y_MASK) != 0 ? "T" : "B",
1581                                     arm_cond_names[cc], arm_reg_names[rd],
1582                                     arm_reg_names[rm], arm_reg_names[rs]);
1583     default:
1584         return (-1);
1585     }
1586     return (len >= buflen ? -1 : 0);
1587 }
1588 /*
1589  * If we got here then this is some other instructin we don't know
1590  * about in the instruction extensino space.
1591  */
1592 return (-1);
1593 }
1594 /*
1595  * Coprocessor double register transfers
1596  * MCRR:
1597  * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11-8|7-4|3-0
1598  * [ cond | 1 1 0 | 0 | 0 | 1 | 0 | 0 | Rn | Rd | cp # | op | CRm
1599  *
1600  * MRRC:
1601  * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11-8|7-4|3-0
1602  * [ cond | 1 1 0 | 0 | 0 | 1 | 0 | 1 | Rn | Rd | cp # | op | CRm
1603  *
1604  */
1605 static int
1606 arm_dis_coproc_drt(uint32_t in, char *buf, size_t buflen)
1607 {
1608     arm_cond_code_t cc;
1609     arm_reg_t rd, rn, rm;
1610     uint8_t coproc, op;
1611     const char *ccn;
1612     size_t len;
1613
1614     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1615     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1616     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1617     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1618     rm = in & ARM_COPROC_RM_MASK;
1619     op = (in & ARM_COPROC_DRT_OP_MASK) >> ARM_COPROC_DRT_OP_SHIFT;
1620
1621     if (cc == ARM_COND_NACC)
1622         ccn = "2";
1623     else
1624         ccn = arm_cond_names[cc];
1625
1626     len = snprintf(buf, buflen, "%s%s %s, %d, %s, %s, C%s",
1627                   (in & ARM_COPROC_DRT_DIR_MASK) != 0 ? "mrrc" : "mcr",
1628                   len = snprintf(buf, buflen, "%s%s %s, %d, %s, %s, C%s",
1629                                 (in & ARM_COPROC_DRT_DIR_MASK) != 0 ? "MRRC" : "MCR",
1630                                 ccn, arm_coproc_names[coproc], op, arm_reg_names[rd],
1631                                 arm_reg_names[rn], arm_reg_names[rm]);

```

```

1632     return (len >= buflen ? -1 : 0);
1633 }
1634 /*
1635  * This serves as both the entry point for the normal load and stores as well as
1636  * the double register transfers (MCRR and MRCC). If it is a register transfer
1637  * then we quickly send it off.
1638  * LDC:
1639  * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11 - 8|7 - 0
1640  * [ cond | 1 1 0 | P | U | N | W | L | Rn | CRd | cp # | off ]
1641  *
1642  * STC:
1643  * 31 - 28|27-25|24|23|22|21|20|19-16|15-12|11 - 8|7 - 0
1644  * [ cond | 1 1 0 | P | U | N | W | L | Rn | CRd | cp # | off ]
1645  *
1646  * Here the bits mean:
1647  *
1648  * P bit: If P is zero, it is post-indexed or unindexed based on W. If P is 1
1649  * then it is offset-addressing or pre-indexed based on W again.
1650  *
1651  * U bit: If U is positive then the offset if added, subtracted otherwise.. Note
1652  * that if P is zero and W is zero, U must be one.
1653  *
1654  * N bit: If set that means that we have a Long size, this bit is set by the L
1655  * suffix, not to be confused with the L bit.
1656  *
1657  * W bit: If W is one then the memory address is written back to the base
1658  * register. Further W = 0 and P = 0 is unindexed addressing. W = 1, P = 0 is
1659  * post-indexed. W = 0, P = 1 is offset addressing and W = 1, P = 1 is
1660  * pre-indexed.
1661  */
1662 static int
1663 arm_dis_coproc_ldrdr(uint32_t in, char *buf, size_t buflen)
1664 {
1665     arm_cond_code_t cc;
1666     arm_reg_t rn, rd;
1667     uint8_t coproc;
1668     uint32_t imm;
1669     int pbit, ubit, nbit, wbit, lbit;
1670     const char *ccn;
1671     size_t len;
1672
1673     if ((in & ARM_COPROC_DRT_MASK) == ARM_COPROC_DRT_TARG)
1674         return (arm_dis_coproc_drt(in, buf, buflen));
1675
1676     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1677     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1678     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1679     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1680     imm = in & ARM_COPROC_LS_IMM_MASK;
1681
1682     pbit = in & ARM_COPROC_LS_P_MASK;
1683     ubit = in & ARM_COPROC_LS_U_MASK;
1684     nbit = in & ARM_COPROC_LS_N_MASK;
1685     wbit = in & ARM_COPROC_LS_W_MASK;
1686     lbit = in & ARM_COPROC_LS_L_MASK;
1687
1688     if (cc == ARM_COND_NACC)
1689         ccn = "2";
1690     else
1691         ccn = arm_cond_names[cc];
1692
1693     len = snprintf(buf, buflen, "%s%s %s, C%s, ",
1694                   lbit != 0 ? "ldc" : "stc", ccn, nbit != 0 ? "l" : "",
1695                   len = snprintf(buf, buflen, "%s%s %s, C%s, ",
1696                                 lbit != 0 ? "LDC" : "STC", ccn, nbit != 0 ? "L" : "",

```

```

1695     arm_coproc_names[coproc], arm_reg_names[rd]);
1696     if (len >= buflen)
1697         return (-1);

1699     if (pbit != 0) {
1700         imm *= 4;
1701         len += snprintf(buf + len, buflen - len, "[%s, #s%d]s",
1702             arm_reg_names[rm],
1703             ubit != 0 ? "" : "-", imm,
1704             wbit != 0 ? "!" : "");
1705     } else if (wbit != 0) {
1706         imm *= 4;
1707         len += snprintf(buf + len, buflen - len, "[%s], #s%d",
1708             arm_reg_names[rm], ubit != 0 ? "" : "-", imm);
1709     } else {
1710         len += snprintf(buf + len, buflen - len, "[%s], { %d }",
1711             arm_reg_names[rm], imm);
1712     }
1713     return (len >= buflen ? -1 : 0);
1714 }

1716 /*
1717  * Here we tell a coprocessor to do data processing
1718  *
1719  * CDP:
1720  * 31 - 28|27 - 24|23-20|19-16|15-12|11 - 8|7 - 5|4|3-0
1721  * [ cond | 1 1 1 0 | op_1 | CRn | CRd | cp # | op_2|0|CRm ]
1722  */
1723 static int
1724 arm_dis_coproc_dp(uint32_t in, char *buf, size_t buflen)
1725 {
1726     arm_cond_code_t cc;
1727     arm_reg_t rn, rd, rm;
1728     uint8_t opl, op2, coproc;
1729     const char *ccn;

1731     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1732     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1733     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1734     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1735     rm = in & ARM_COPROC_RM_MASK;
1736     opl = (in & ARM_COPROC_CDP_OP1_MASK) >> ARM_COPROC_CDP_OP1_SHIFT;
1737     op2 = (in & ARM_COPROC_CDP_OP2_MASK) >> ARM_COPROC_CDP_OP2_SHIFT;

1739     /*
1740     * This instruction is valid with the undefined condition code. When it
1741     * does that, the instruction is instead CDP2 as opposed to CDP.
1742     */
1743     if (cc == ARM_COND_NACC)
1744         ccn = "2";
1745     else
1746         ccn = arm_cond_names[cc];

1748     if (snprintf(buf, buflen, "cdp%s %s, #d, c%s, c%s, c%s, #d", ccn,
1749         if (snprintf(buf, buflen, "CDP%s %s, #d, C%s, C%s, C%s, #d", ccn,
1750             arm_coproc_names[coproc], opl, arm_reg_names[rd],
1751             arm_reg_names[rm], arm_reg_names[rm], op2) >= buflen)
1752         return (-1);

1753     return (0);
1754 }

1756 /*
1757  * Here we handle coprocessor single register transfers.
1758  *
1759  * MCR:

```

```

1760  * 31 - 28|27 - 24|23-21|20|19-16|15-12|11 - 8|7 - 5|4|3-0
1761  * [ cond | 1 1 1 0 | op_1 | 0 | CRn | Rd | cp # | op_2|1|CRm ]
1762  *
1763  * MRC:
1764  * 31 - 28|27 - 24|23-21|20|19-16|15-12|11 - 8|7 - 5|4|3-0
1765  * [ cond | 1 1 1 0 | op_1 | 1 | CRn | Rd | cp # | op_2|1|CRm ]
1766  */
1767 static int
1768 arm_dis_coproc_rt(uint32_t in, char *buf, size_t buflen)
1769 {
1770     arm_cond_code_t cc;
1771     arm_reg_t rn, rd, rm;
1772     uint8_t opl, op2, coproc;
1773     const char *ccn;
1774     size_t len;

1776     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1777     coproc = (in & ARM_COPROC_NUM_MASK) >> ARM_COPROC_NUM_SHIFT;
1778     rn = (in & ARM_COPROC_RN_MASK) >> ARM_COPROC_RN_SHIFT;
1779     rd = (in & ARM_COPROC_RD_MASK) >> ARM_COPROC_RD_SHIFT;
1780     rm = in & ARM_COPROC_RM_MASK;
1781     opl = (in & ARM_COPROC_CRT_OP1_MASK) >> ARM_COPROC_CRT_OP1_SHIFT;
1782     op2 = (in & ARM_COPROC_CRT_OP2_MASK) >> ARM_COPROC_CRT_OP2_SHIFT;

1784     if (cc == ARM_COND_NACC)
1785         ccn = "2";
1786     else
1787         ccn = arm_cond_names[cc];

1789     len = snprintf(buf, buflen, "%s%s %s, #d, %s, c%s, c%s",
1790         (in & ARM_COPROC_CRT_DIR_MASK) != 0 ? "mrc" : "mcr", ccn,
1791         len = snprintf(buf, buflen, "%s%s %s, #d, %s, C%s, C%s",
1792         (in & ARM_COPROC_CRT_DIR_MASK) != 0 ? "MRC" : "MCR", ccn,
1793         arm_coproc_names[coproc], opl, arm_reg_names[rd],
1794         arm_reg_names[rm], arm_reg_names[rm]);
1795     if (len >= buflen)
1796         return (-1);

1798     if (op2 != 0)
1799         if (snprintf(buf + len, buflen - len, ", #d", op2) >=
1800             buflen - len)
1801             return (-1);
1802     return (0);
1803 }

1804 /*
1805  * Here we handle the set of unconditional instructions.
1806  *
1807  * static int
1808  * arm_dis_uncond_insn(uint32_t in, char *buf, size_t buflen)
1809  * {
1810  *     int imm, sc;
1811  *     arm_reg_t rn, rm;
1812  *     size_t len;

1813     /*
1814     * The CPS instruction is a bit complicated. It has the following big
1815     * pattern which maps to a few different ways to use it:
1816     *
1817     *
1818     * 31-28|27-25|24|23-20|19-18|17|16|15-9|8|7|6|5|4-0
1819     * 1|0|1|0|imod|mmod|0|SBZ|A|I|F|0|mode
1820     *
1821     * CPS<effect> <iflags> {, #<mode>}
1822     * CPS #<mode>
1823     */

```



```

1824 * effect: determines what to do with the A, I, F interrupt bits in the
1825 * CPSR. effect is encoded in the imod field. It is either enable
1826 * interrupts 0b10 or disable interrupts 0b11. Recall that interrupts
1827 * are active low in the CPSR. If effect is not specified then this is
1828 * strictly a mode change which is required.
1829 *
1830 * A, I, F: If effect is specified then the bits which are high are
1831 * modified by the instruction.
1832 *
1833 * mode: Specifies a mode to change to. mmod will be 1 if mode is set.
1834 *
1835 */
1836 if ((in & ARM_UNI_CPS_MASK) == ARM_UNI_CPS_TARG) {
1837     imm = (in & ARM_UNI_CPS_IMOD_MASK) > ARM_UNI_CPS_IMOD_SHIFT;

1839     /* Ob01 is not a valid value for the imod */
1840     if (imm == 1)
1841         return (-1);

1843     if (imm != 0)
1844         len = snprintf(buf, buflen, "cps%s %s%s%s",
1845             imm == 2 ? "ie" : "id",
1846             len = snprintf(buf, buflen, "CPS%s %s%s%s",
1847                 imm == 2 ? "IE" : "ID",
1848                 (in & ARM_UNI_CPS_A_MASK) ? "a" : "",
1849                 (in & ARM_UNI_CPS_I_MASK) ? "i" : "",
1850                 (in & ARM_UNI_CPS_F_MASK) ? "f" : "",
1851                 (in & ARM_UNI_CPS_MMOD_MASK) ? " , " : "");
1852     else
1853         len = snprintf(buf, buflen, "cps ");
1854     len = snprintf(buf, buflen, "CPS ");
1855     if (len >= buflen)
1856         return (-1);

1858     if (in & ARM_UNI_CPS_MMOD_MASK)
1859         if (snprintf(buf + len, buflen - len, "%#d",
1860             in & ARM_UNI_CPS_MODE_MASK) >= buflen - len)
1861             return (-1);
1862     return (0);
1863 }

1865 if ((in & ARM_UNI_SE_MASK) == ARM_UNI_SE_TARG) {
1866     if (snprintf(buf, buflen, "SETEND %s",
1867         (in & ARM_UNI_SE_BE_MASK) ? "be" : "le") >= buflen)
1868         if (in & ARM_UNI_SE_BE_MASK) ? "BE" : "LE" >= buflen)
1869             return (-1);
1870     return (0);
1871 }

1873 /*
1874 * The cache preload is like a load, but it has a much simpler set of
1875 * constraints. The only valid bits that you can transform are the I and
1876 * the U bits. We have to use pre-indexed addressing. This means that we
1877 * only have the U bit and the I bit. See arm_dis_ldstr for a full
1878 * explanation of what's happening here.
1879 */
1880 if ((in & ARM_UNI_PLD_MASK) == ARM_UNI_PLD_TARG) {
1881     rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
1882     if ((in & ARM_LS_IBIT_MASK) == 0) {
1883         if (snprintf(buf, buflen, "pld [%s, %#s%d",
1884             if (snprintf(buf, buflen, "PLD [%s, %#s%d",
1885                 arm_reg_names[rn],
1886                 (in & ARM_LS_UBIT_MASK) != 0 ? "" : "-",
1887                 in & ARM_LS_IMM_MASK) >= buflen)
1888             return (-1);
1889     }
1890     return (0);

```

```

1885     }

1887     rm = in & ARM_LS_REG_RM_MASK;
1888     len = snprintf(buf, buflen, "pld [%s, %s%s", arm_reg_names[rn],
1889     len = snprintf(buf, buflen, "PLD [%s, %s%s", arm_reg_names[rn],
1890         (in & ARM_LS_UBIT_MASK) != 0 ? "" : "-",
1891         arm_reg_names[rm]);
1892     if (len >= buflen)
1893         return (-1);

1895     if ((in & ARM_LS_REG_NRM_MASK) != 0) {
1896         imm = (in & ARM_LS_SCR_SIMM_MASK) >>
1897             ARM_LS_SCR_SIMM_SHIFT;
1898         sc = (in & ARM_LS_SCR_SCODE_MASK) >>
1899             ARM_LS_SCR_SCODE_SHIFT;

1901         if (imm == 0 && sc == DPI_S_ROR)
1902             sc = DPI_S_RRX;

1904         len += snprintf(buf + len, buflen - len, "%s",
1905             arm_dpi_shifts[sc]);
1906         if (len >= buflen)
1907             return (-1);
1908         if (sc != DPI_S_RRX) {
1909             len += snprintf(buf + len, buflen - len,
1910                 "%#d", imm);
1911             if (len >= buflen)
1912                 return (-1);
1913         }
1914     }
1915     if (snprintf(buf + len, buflen - len, "]") >= buflen - len)
1916         return (-1);
1917     return (0);
1918 }

1920 /*
1921 * This is a special case of STM, but it works across chip modes.
1922 */
1923 if ((in & ARM_UNI_SRS_MASK) == ARM_UNI_SRS_TARG) {
1924     imm = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
1925     if (snprintf(buf, buflen, "srs%s %#d%s",
1926         if (snprintf(buf, buflen, "SRS%s %#d%s",
1927             arm_lsm_mode_names[imm],
1928             in & ARM_UNI_SRS_MODE_MASK,
1929             (in & ARM_UNI_SRS_WBIT_MASK) != 0 ? "!" : "") >= buflen)
1930         return (-1);
1931     }
1932     return (0);
1933 }

1935 /*
1936 * RFE is a return from exception instruction that is similar to the LDM
1937 * and STM, but a bit different.
1938 */
1939 if ((in & ARM_UNI_RFE_MASK) == ARM_UNI_RFE_TARG) {
1940     imm = (in & ARM_LSM_ADDR_MASK) >> ARM_LSM_ADDR_SHIFT;
1941     rn = (in & ARM_LS_RN_MASK) >> ARM_LS_RN_SHIFT;
1942     if (snprintf(buf, buflen, "rfe%s %s%s", arm_lsm_mode_names[imm],
1943         if (snprintf(buf, buflen, "RFE%s %s%s", arm_lsm_mode_names[imm],
1944             arm_reg_names[rn],
1945             (in & ARM_UNI_RFE_WBIT_MASK) != 0 ? "!" : "") >= buflen)
1946         return (-1);
1947     }
1948     return (0);
1949 }

1951 if ((in & ARM_UNI_BLX_MASK) == ARM_UNI_BLX_TARG) {
1952     if (snprintf(buf, buflen, "blx %d",

```

```

1469         if (snprintf(buf, buflen, "BLX %d",
1470             in & ARM_UNI_BLX_IMM_MASK) >= buflen)
1471             return (-1);
1472         return (0);
1473     }
1474
1475     if ((in & ARM_UNI_CODRT_MASK) == ARM_UNI_CODRT_TARG) {
1476         return (arm_dis_coproc_ksdrt(in, buf, buflen));
1477     }
1478
1479     if ((in & ARM_UNI_CORT_MASK) == ARM_UNI_CORT_TARG) {
1480         return (arm_dis_coproc_rt(in, buf, buflen));
1481     }
1482
1483     if ((in & ARM_UNI_CODP_MASK) == ARM_UNI_CORT_TARG) {
1484         return (arm_dis_coproc_dp(in, buf, buflen));
1485     }
1486
1487     /*
1488      * An undefined or illegal instruction
1489      */
1490     return (-1);
1491 }
1492
1493 /*
1494 * Disassemble B and BL instructions. The instruction is given a 24-bit two's
1495 * complement value as an offset address. This value gets sign extended to 30
1496 * bits and then shifted over two bits. This is then added to the PC + 8. So,
1497 * instead of displaying an absolute address, we're going to display the delta
1498 * that the instruction has instead.
1499 */
1500 static int
1501 arm_dis_branch(dis_handle_t *dhp, uint32_t in, char *buf, size_t buflen)
1502 {
1503     uint32_t addr;
1504     arm_cond_code_t cc;
1505     size_t len;
1506
1507     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1508     addr = in & ARM_BRANCH_IMM_MASK;
1509     if (in & ARM_BRANCH_SIGN_MASK)
1510         addr |= ARM_BRANCH_NEG_SIGN;
1511     else
1512         addr &= ARM_BRANCH_POS_SIGN;
1513     addr <<= 2;
1514     if ((len = snprintf(buf, buflen, "b%s%s %d",
1515         (in & ARM_BRANCH_LBIT_MASK) != 0 ? "l" : "",
1516         (in & ARM_BRANCH_LBIT_MASK) != 0 ? "L" : "",
1517         arm_cond_names[cc], (int)addr)) >= buflen)
1518         return (-1);
1519
1520     /* Per the ARM manuals, we have to account for the extra 8 bytes here */
1521     if (dhp->dh_lookup(dhp->dh_data, dhp->dh_addr + (int)addr + 8, NULL, 0,
1522         NULL, NULL) == 0) {
1523         len += snprintf(buf + len, buflen - len, "\t<");
1524         if (len >= buflen)
1525             return (-1);
1526         dhp->dh_lookup(dhp->dh_data, dhp->dh_addr + (int)addr + 8,
1527             buf + len, buflen - len, NULL, NULL);
1528         strlcat(buf, ">", buflen);
1529     }
1530
1531     return (0);
1532 }
1533
1534 unchanged portion omitted

```

```

1535 /*
1536 * Disassemble the extend instructions from ARMv6. There are six instructions:
1537 *
1538 * XTAB16, XTAB, XTAH, XTBL6, XTB, XTFH. These can exist with one of the
1539 * following prefixes: S, U. The opcode exists in bits 22-20. We have the
1540 * following rules from there:
1541 *
1542 * If bit 22 is one then we are using the U prefix, otherwise the S prefix. Then
1543 * we have the following opcode maps in the lower two bits:
1544 *
1545 * XTAB16    00 iff Rn != 0xf
1546 * XTAB      10 iff Rn != 0xf
1547 * XTAH      11 iff Rn != 0xf
1548 * XTBL6     00 iff Rn = 0xf
1549 * XTB       10 iff Rn = 0xf
1550 * XTH       11 iff Rn = 0xf
1551 */
1552 static int
1553 arm_dis_extend(uint32_t in, char *buf, size_t buflen)
1554 {
1555     uint8_t op, rot;
1556     int sbit;
1557     arm_cond_code_t cc;
1558     arm_reg_t rn, rm, rd;
1559     const char *opn;
1560     size_t len;
1561
1562     rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
1563     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
1564     rm = in & ARM_MEDIA_RM_MASK;
1565     op = (in & ARM_MEDIA_SZE_OP_MASK) >> ARM_MEDIA_SZE_OP_SHIFT;
1566     rot = (in & ARM_MEDIA_SZE_ROT_MASK) >> ARM_MEDIA_SZE_ROT_SHIFT;
1567     sbit = in & ARM_MEDIA_SZE_S_MASK;
1568     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
1569
1570     switch (op) {
1571     case 0x0:
1572         opn = rn == ARM_REG_R15 ? "xtab16" : "xtbl6";
1573         opn = rn == ARM_REG_R15 ? "XTAB16" : "XTBL6";
1574         break;
1575     case 0x2:
1576         opn = rn == ARM_REG_R15 ? "xtab" : "xtb";
1577         opn = rn == ARM_REG_R15 ? "XTAB" : "XTB";
1578         break;
1579     case 0x3:
1580         opn = rn == ARM_REG_R15 ? "xtah" : "xth";
1581         opn = rn == ARM_REG_R15 ? "XTAH" : "XTH";
1582         break;
1583     default:
1584         return (-1);
1585         break;
1586     }
1587
1588     if (rn == ARM_REG_R15) {
1589         len = snprintf(buf, buflen, "%s%s%s %s, %s",
1590             sbit != 0 ? "u" : "s",
1591             sbit != 0 ? "U" : "S",
1592             opn, arm_cond_names[cc], arm_reg_names[rd],
1593             arm_reg_names[rn]);
1594     } else {
1595         len = snprintf(buf, buflen, "%s%s%s %s, %s, %s",
1596             sbit != 0 ? "u" : "s",
1597             sbit != 0 ? "U" : "S",
1598             opn, arm_cond_names[cc], arm_reg_names[rd],
1599             arm_reg_names[rn], arm_reg_names[rm]);
1600     }
1601 }

```

```

2117     }
2119     if (len >= buflen)
2120         return (-1);
2122     if (snprintf(buf + len, buflen - len, "%s",
2123         arm_extend_rot_names[rot]) >= buflen - len)
2124         return (-1);
2125     return (0);
2126 }
2128 /*
2129  * The media instructions and extensions can be divided into different groups of
2130  * instructions. We first use bits 23 and 24 to figure out where to send it. We
2131  * call this group of bits the ll mask.
2132  */
2133 static int
2134 arm_dis_media(uint32_t in, char *buf, size_t buflen)
2135 {
2136     uint8_t ll, opl, op2;
2137     arm_cond_code_t cc;
2138     arm_reg_t rd, rn, rs, rm;
2139     int xbit;
2140     size_t len;
2142     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2143     ll = (in & ARM_MEDIA_L1_MASK) >> ARM_MEDIA_L1_SHIFT;
2144     switch (ll) {
2145     case 0x0:
2146         return (arm_dis_padd(in, buf, buflen));
2147         break;
2148     case 0x1:
2149         if ((in & ARM_MEDIA_HPACK_MASK) == ARM_MEDIA_HPACK_TARG) {
2150             rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2151             rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2152             rm = in & ARM_MEDIA_RM_MASK;
2153             opl = (in & ARM_MEDIA_HPACK_SHIFT_MASK) >>
2154                 ARM_MEDIA_HPACK_SHIFT_IMM;
2155             len = snprintf(buf, buflen, "%s%s %s, %s, %s",
2156                 (in & ARM_MEDIA_HPACK_OP_MASK) != 0 ?
2157                 "pkhtb" : "pkhbt", arm_cond_names[cc],
2158                 "PKHTB" : "PKHBT", arm_cond_names[cc],
2159                 arm_reg_names[rd], arm_reg_names[rn],
2160                 arm_reg_names[rm]);
2161             if (len >= buflen)
2162                 return (-1);
2163         }
2164         if (opl != 0) {
2165             if (in & ARM_MEDIA_HPACK_OP_MASK)
2166                 len += snprintf(buf + len, buflen - len,
2167                     ", asr %d", opl);
2168             else
2169                 len += snprintf(buf + len, buflen - len,
2170                     ", lsl %d", opl);
2171             len += snprintf(buf + len, buflen - len,
2172                 ", LSL %d", opl);
2173         }
2174         return (len >= buflen ? -1 : 0);
2175     }
2176     if ((in & ARM_MEDIA_WSAT_MASK) == ARM_MEDIA_WSAT_TARG) {
2177         rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2178         rm = in & ARM_MEDIA_RM_MASK;
2179         opl = (in & ARM_MEDIA_SAT_IMM_MASK) >>
2180             ARM_MEDIA_SAT_IMM_SHIFT;
2181         op2 = (in & ARM_MEDIA_SAT_SHI_MASK) >>

```

```

2182         ARM_MEDIA_SAT_SHI_SHIFT;
2183         len = snprintf(buf, buflen, "%s%s %s, %d, %s",
2184             (in & ARM_MEDIA_SAT_U_MASK) != 0 ? "usat" : "ssat",
2185             (in & ARM_MEDIA_SAT_U_MASK) != 0 ? "USAT" : "SSAT",
2186             arm_cond_names[cc], arm_reg_names[rd], opl,
2187             arm_reg_names[rm]);
2188     }
2189     if (len >= buflen)
2190         return (-1);
2191     /*
2192     * The shift is optional in the assembler and encoded as
2193     * LSL 0. However if we get ASR 0, that means ASR #32.
2194     * An ARM_MEDIA_SAT_STYPE_MASK of 0 is LSL, 1 is ASR.
2195     */
2196     if (op2 != 0 || (in & ARM_MEDIA_SAT_STYPE_MASK) == 1) {
2197         if (op2 == 0)
2198             op2 = 32;
2199         if (snprintf(buf + len, buflen - len,
2200             ", %s %d",
2201             (in & ARM_MEDIA_SAT_STYPE_MASK) != 0 ?
2202             "asr" : "lsl", op2) >= buflen - len)
2203             return (-1);
2204     }
2205     return (0);
2206 }
2207 if ((in & ARM_MEDIA_PHSAT_MASK) == ARM_MEDIA_PHSAT_TARG) {
2208     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2209     rm = in & ARM_MEDIA_RM_MASK;
2210     opl = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2211     if (snprintf(buf, buflen, "%s%s %s, %d, %s",
2212         (in & ARM_MEDIA_SAT_U_MASK) != 0 ?
2213         "usat16" : "ssat16",
2214         "USAT16" : "SSAT16",
2215         arm_cond_names[cc], arm_reg_names[rd], opl,
2216         arm_reg_names[rm]) >= buflen)
2217         return (-1);
2218     return (0);
2219 }
2220 if ((in & ARM_MEDIA_REV_MASK) == ARM_MEDIA_REV_TARG) {
2221     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2222     rm = in & ARM_MEDIA_RM_MASK;
2223     if (snprintf(buf, buflen, "rev%s %s, %s",
2224         (in & ARM_MEDIA_SAT_U_MASK) != 0 ?
2225         "usat16" : "ssat16",
2226         "USAT16" : "SSAT16",
2227         arm_cond_names[cc], arm_reg_names[rd],
2228         arm_reg_names[rm]) >= buflen)
2229         return (-1);
2230     return (0);
2231 }
2232 if ((in & ARM_MEDIA_BRPH_MASK) == ARM_MEDIA_BRPH_TARG) {
2233     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2234     rm = in & ARM_MEDIA_RM_MASK;
2235     if (snprintf(buf, buflen, "rev16%s %s, %s",
2236         (in & ARM_MEDIA_SAT_U_MASK) != 0 ?
2237         "usat16" : "ssat16",
2238         "USAT16" : "SSAT16",
2239         arm_cond_names[cc], arm_reg_names[rd],
2240         arm_reg_names[rm]) >= buflen)
2241         return (-1);
2242     return (0);
2243 }
2244 if ((in & ARM_MEDIA_BRSH_MASK) == ARM_MEDIA_BRSH_TARG) {
2245     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;

```

```

2241     rm = in & ARM_MEDIA_RM_MASK;
2242     if (snprintf(buf, buflen, "revsh%s %s, %s",
1764     if (snprintf(buf, buflen, "REVSH%s %s, %s",
2243     arm_cond_names[cc], arm_reg_names[rd],
2244     arm_reg_names[rd]) >= buflen)
2245         return (-1);
2246     return (0);
2247 }

2249 if ((in & ARM_MEDIA_SEL_MASK) == ARM_MEDIA_SEL_TARG) {
2250     rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2251     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2252     rm = in & ARM_MEDIA_RM_MASK;
2253     if (snprintf(buf, buflen, "sel%s %s, %s, %s",
1775     if (snprintf(buf, buflen, "SEL%s %s, %s, %s",
2254     arm_cond_names[cc], arm_reg_names[rd],
2255     arm_reg_names[rn], arm_reg_names[rm]) >= buflen)
2256         return (-1);
2257     return (0);
2258 }

2260 if ((in & ARM_MEDIA_SZE_MASK) == ARM_MEDIA_SZE_TARG)
2261     return (arm_dis_extend(in, buf, buflen));
2262 /* Unknown instruction */
2263 return (-1);
2264 break;
2265 case 0x2:
2266 /*
2267  * This consists of the following multiply instructions:
2268  * SMLAD, SMLSD, SMLALD, SMUAD, and SMUSD.
2269  *
2270  * SMLAD and SMUAD encoding are the same, switch on Rn == R15
2271  * 22-20 are 000 7-6 are 00
2272  * SMLSD and SMUSD encoding are the same, switch on Rn == R15
2273  * 22-20 are 000 7-6 are 01
2274  * SMLALD: 22-20 are 100 7-6 are 00
2275  */
2276 rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2277 rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2278 rs = (in & ARM_MEDIA_RS_MASK) >> ARM_MEDIA_RS_SHIFT;
2279 rm = in & ARM_MEDIA_RM_MASK;
2280 op1 = (in & ARM_MEDIA_OP1_MASK) >> ARM_MEDIA_OP1_SHIFT;
2281 op2 = (in & ARM_MEDIA_OP2_MASK) >> ARM_MEDIA_OP2_SHIFT;
2282 xbit = in & ARM_MEDIA_MULT_X_MASK;

2284 if (op1 == 0x0) {
2285     if (op2 != 0x0 && op2 != 0x1)
2286         return (-1);
2287     if (rn == ARM_REG_R15) {
2288         len = snprintf(buf, buflen, "%s%s%s %s, %s, %s",
2289         op2 != 0 ? "smusd" : "smuad",
2290         xbit != 0 ? "x" : "x",
1811         op2 != 0 ? "SMUSD" : "SMUAD",
1812         xbit != 0 ? "X" : "X",
2291         arm_cond_names[cc], arm_reg_names[rd],
2292         arm_reg_names[rm], arm_reg_names[rs]);
2293     } else {
2294         len = snprintf(buf, buflen,
2295         "%s%s%s %s, %s, %s, %s",
2296         op2 != 0 ? "smlsd" : "smlad",
2297         xbit != 0 ? "x" : "x",
1818         op2 != 0 ? "SMLSD" : "SMLAD",
1819         xbit != 0 ? "X" : "X",
2298         arm_cond_names[cc], arm_reg_names[rd],
2299         arm_reg_names[rm], arm_reg_names[rs],
2300         arm_reg_names[rm]);

```

```

2302     }
2303     } else if (op1 == 0x8) {
2304         if (op2 != 0x0)
2305             return (-1);
2306         len = snprintf(buf, buflen, "smlald%s%s %s, %s, %s, %s",
2307         xbit != 0 ? "x" : "x",
1828         len = snprintf(buf, buflen, "SMLALD%s%s %s, %s, %s, %s",
1829         xbit != 0 ? "X" : "X",
2308         arm_cond_names[cc], arm_reg_names[rn],
2309         arm_reg_names[rd], arm_reg_names[rm],
2310         arm_reg_names[rs]);
2311     } else
2312         return (-1);

2314     return (len >= buflen ? -1 : 0);
2315     break;
2316 case 0x3:
2317 /*
2318  * Here we handle USAD8 and USADA8. The main difference is the
2319  * presence of RN. USAD8 is defined as having a value of rn that
2320  * is not r15. If it is r15, then instead it is USADA8.
2321  */
2322 if ((in & ARM_MEDIA_OP1_MASK) != 0)
2323     return (-1);
2324 if ((in & ARM_MEDIA_OP2_MASK) != 0)
2325     return (-1);

2327     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2328     rn = (in & ARM_MEDIA_RN_MASK) >> ARM_MEDIA_RN_SHIFT;
2329     rd = (in & ARM_MEDIA_RD_MASK) >> ARM_MEDIA_RD_SHIFT;
2330     rs = (in & ARM_MEDIA_RS_MASK) >> ARM_MEDIA_RS_SHIFT;
2331     rm = in & ARM_MEDIA_RM_MASK;

2333     if (rn != ARM_REG_R15)
2334         len = snprintf(buf, buflen, "usada8%s %s, %s, %s, %s",
1856         len = snprintf(buf, buflen, "USADA8%s %s, %s, %s, %s",
2335         arm_cond_names[cc], arm_reg_names[rd],
2336         arm_reg_names[rm], arm_reg_names[rs],
2337         arm_reg_names[rm]);
2338     else
2339         len = snprintf(buf, buflen, "usad8%s %s, %s, %s",
1861         len = snprintf(buf, buflen, "USAD8%s %s, %s, %s",
2340         arm_cond_names[cc], arm_reg_names[rd],
2341         arm_reg_names[rm], arm_reg_names[rs]);
2342     return (len >= buflen ? -1 : 0);
2343     break;
2344 default:
2345     return (-1);
2346 }
2347 }

2349 /*
2350  * Each instruction in the ARM instruction set is a uint32_t and in our case is
2351  * LE. The upper four bits determine the condition code. If the condition code
2352  * is undefined then we know to immediately jump there. Otherwise we go use the
2353  * next three bits to determine where we should go next and how to further
2354  * process the instruction in question. The ARM instruction manual doesn't
2355  * define this field so we're going to call it the L1_DEC or level 1 decoding
2356  * from which it will have to be further subdivided into the specific
2357  * instruction groupings that we care about.
2358  */
2359 static int
2360 arm_dis(dis_handle_t *dhp, uint32_t in, char *buf, size_t buflen)
2361 {
2362     uint8_t ll;

```

```

2363     arm_cond_code_t cc;
2364
2365     cc = (in & ARM_CC_MASK) >> ARM_CC_SHIFT;
2366
2367     if (cc == ARM_COND_NACC)
2368         return (arm_dis_uncond_insn(in, buf, buflen));
2369
2370     ll = (in & ARM_L1_DEC_MASK) >> ARM_L1_DEC_SHIFT;
2371
2372     switch (ll) {
2373     case 0x0:
2374         /*
2375          * The 10 group is a bit complicated. We have several different
2376          * groups of instructions to consider. The first question is
2377          * whether bit 4 is zero or not. If it is, then we have a data
2378          * processing immediate shift unless the opcode and + S bits
2379          * (24-20) is of the form 0b10xx0.
2380          *
2381          * When bit 4 is 1, we have to then also look at bit 7. If bit
2382          * 7 is one then we know that this is the class of multiplies /
2383          * extra load/stores. If bit 7 is zero then we have the same
2384          * opcode games as we did above.
2385          */
2386         if (in & ARM_L1_0_B4_MASK) {
2387             if (in & ARM_L1_0_B7_MASK) {
2388                 /*
2389                  * Both the multiplication extensions and the
2390                  * load and store extensions live in this
2391                  * region. The load and store extensions can be
2392                  * identified by having at least one of bits 5
2393                  * and 6 set. The exceptions to this are the
2394                  * SWP and SWPB instructions and the exclusive
2395                  * load and store instructions which, unlike the
2396                  * multiplication instructions. These have
2397                  * specific values for the bits in the range of
2398                  * 20-24.
2399                  */
2400                 if ((in & ARM_L1_0_ELS_MASK) != 0)
2401                     /* Extra loads/stores */
2402                     return (arm_dis_els(in, buf, buflen));
2403                 if ((in & ARM_ELS_SWAP_MASK) == ARM_ELS_IS_SWAP)
2404                     return (arm_dis_swap(in, buf, buflen));
2405                 if ((in & ARM_ELS_EXCL_MASK) ==
2406                     ARM_ELS_EXCL_MASK)
2407                     return (arm_dis_lsexcl(in, buf,
2408                         buflen));
2409                 /* Multiplication instruction extension A3-3. */
2410                 return (arm_dis_extmul(in, buf, buflen));
2411             }
2412             if ((in & ARM_L1_0_OPMASK) == ARM_L1_0_SPECOP &&
2413                 !(in & ARM_L1_0_SMASK)) {
2414                 /* Misc. Instructions A3-4 */
2415                 return (arm_dis_cdsp_ext(in, buf, buflen));
2416             }
2417             /* data processing register shift */
2418             return (arm_dis_dpi(in, cc, buf, buflen));
2419         }
2420     } else {
2421         if ((in & ARM_L1_0_OPMASK) == ARM_L1_0_SPECOP &&
2422             !(in & ARM_L1_0_SMASK))
2423             /* Misc. Instructions A3-4 */
2424             return (arm_dis_cdsp_ext(in, buf, buflen));
2425         else {
2426             /* Data processing immediate shift */
2427             return (arm_dis_dpi(in, cc, buf, buflen));
2428         }
2429     }

```

```

2429     }
2430     break;
2431     case 0x1:
2432         /*
2433          * In ll group 0b001 there are a few ways to tell things apart.
2434          * We are directed to first look at bits 20-24. Data processing
2435          * immediate has a 4 bit opcode 24-21 followed by an S bit. We
2436          * know it is not a data processing immediate if we have
2437          * something of the form 0b10xx0.
2438          */
2439         if ((in & ARM_L1_1_OPMASK) == ARM_L1_1_SPECOP &&
2440             !(in & ARM_L1_1_SMASK)) {
2441             if (in & ARM_L1_1_UNDEF_MASK) {
2442                 /* Undefined instructions */
2443                 return (-1);
2444             } else {
2445                 /* Move immediate to status register */
2446                 return (arm_dis_status_regs(in, buf, buflen));
2447             }
2448         }
2449         /* Data processing immediate */
2450         return (arm_dis_dpi(in, cc, buf, buflen));
2451     }
2452     break;
2453     case 0x2:
2454         /* Load/store Immediate offset */
2455         return (arm_dis_ldstr(in, buf, buflen));
2456         break;
2457     case 0x3:
2458         /*
2459          * Like other sets we use the 4th bit to make an initial
2460          * determination. If it is zero then this is a load/store
2461          * register offset class instruction. Following that we have a
2462          * special mask of 0x01f00f0 to determine whether this is an
2463          * architecturally undefined instruction type or not.
2464          *
2465          * The architecturally undefined are parts of the current name
2466          * space that just aren't used, but could be used at some point
2467          * in the future. For now though, it's an invalid op code.
2468          */
2469         if (in & ARM_L1_3_B4_MASK) {
2470             if ((in & ARM_L1_3_ARCHUN_MASK) ==
2471                 ARM_L1_3_ARCHUN_MASK) {
2472                 /* Architecturally undefined */
2473                 return (-1);
2474             } else {
2475                 /* Media instructions */
2476                 return (arm_dis_media(in, buf, buflen));
2477             }
2478         }
2479         /* Load/store register offset */
2480         return (arm_dis_ldstr(in, buf, buflen));
2481     }
2482     break;
2483     case 0x4:
2484         /* Load/store multiple */
2485         return (arm_dis_ldstr_multi(in, buf, buflen));
2486         break;
2487     case 0x5:
2488         /* Branch and Branch with link */
2489         return (arm_dis_branch(dhp, in, buf, buflen));
2490         break;
2491     case 0x6:
2492         /* coprocessor load/store && double register transfers */
2493         return (arm_dis_coproc_ksdrt(in, buf, buflen));
2494         break;

```

```
2495     case 0x7:
2496         /*
2497          * In ll group 0b111 you can determine the three groups using
2498          * the following logic. If the next bit after the ll group (bit
2499          * 24) is one then you know that it is a software interrupt.
2500          * Otherwise it is one of the coprocessor instructions.
2501          * Furthermore you can tell apart the data processing from the
2502          * register transfers based on bit 4. If it is zero then it is
2503          * a data processing instruction, otherwise it is a register
2504          * transfer.
2505          */
2506         if (in & ARM_L1_7_SWINTMASK) {
2507             /*
2508              * The software interrupt is pretty straightforward. The
2509              * lower 24 bits are the interrupt number. It's also
2510              * valid for it to run with a condition code.
2511              */
2512             if (snprintf(buf, buflen, "swi%s %d",
2034             if (snprintf(buf, buflen, "SWI%s %d",
2513                 arm_cond_names[cc],
2514                 in & ARM_SWI_IMM_MASK) >= buflen)
2515                 return (-1);
2516             return (0);
2517         } else if (in & ARM_L1_7_COPROCMASK) {
2518             /* coprocessor register transfers */
2519             return (arm_dis_coproc_rt(in, buf, buflen));
2520         } else {
2521             /* coprocessor data processing */
2522             return (arm_dis_coproc_dp(in, buf, buflen));
2523         }
2524         break;
2525     }
2527     return (-1);
2528 }
```

unchanged_portion_omitted

```

*****
3334 Mon Jan 26 17:25:38 2015
new/usr/src/uts/armv6/bcm2835/ml/locore.s
bcm2835: move strict alignment check disable code into the loader
Since the loader wants to muck with alignment related bits of the SCTL
anyway, it should set both A and U to the desired values (0 and 1
respectively).
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright 2013 (c) Joyent, Inc. All rights reserved.
14  * Copyright 2015 (c) Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15  */

17 #include <sys/asm_linkage.h>
18 #include <sys/machparam.h>
19 #include <sys/cpu_asm.h>

21 /*
22  * Every story needs a beginning. This is ours.
23  */

25 /*
26  * We are in a primordial world here. The BMC2835 is going to come along and
27  * boot us at _start. Normally we would go ahead and use a main() function, but
28  * for now, we'll do that ourselves. As we've started the world, we also need to
29  * set up a few things about us, for example our stack pointer. To help us out,
30  * it's useful to remember the rough memory map. Remember, this is for physcial
31  * addresses. There is no virtual memory here. These sizes are often manipulated
32  * by the 'configuration' in the bootloader.
33  *
34  * +-----+ <---- Max physical memory
35  * |       |
36  * |       |
37  * |       |
38  * |-----|
39  * |       |
40  * |   I/O  |
41  * | Peripherals |
42  * |       |
43  * |-----| <---- I/O base 0x20000000 (corresponds to 0x7E000000)
44  * |       |
45  * |   Main |
46  * | Memory |
47  * |       |
48  * |-----| <---- Top of SDRAM
49  * |       |
50  * |   VC   |
51  * | SDRAM  |
52  * |       |
53  * |-----| <---- Split determined by bootloader config
54  * |       |
55  * |   ARM  |
56  * | SDRAM  |
57  * |       |
58  * |-----| <---- Bottom of physical memory 0x00000000

```

```

59 *
60 * With the Raspberry Pi Model B, we have 512 MB of SDRAM. That means we have a
61 * range of addresses from [0, 0x20000000). If we assume that the minimum amount
62 * of DRAM is given to the GPU - 32 MB, that means we really have the following
63 * range: [0, 0x1e000000).
64 *
65 * By default, this binary will be loaded into 0x8000. For now, that means we
66 * will set our initial stack to 0x10000000.
67 */

69 /*
70  * Recall that _start is the traditional entry point for an ELF binary.
71  */
72     ENTRY(_start)
73     ldr sp, =t0stack
74     ldr r4, =DEFAULTSTKSZ
75     add sp, r4
76     bic sp, sp, #0xff

78     /*
79     * establish bogus stacks for exceptional CPU states, our exception
80     * code should never make use of these, and we want loud and violent
81     * failure should we accidentally try.
82     */
83     cps #(CPU_MODE_UND)
84     mov sp, #-1
85     cps #(CPU_MODE_ABT)
86     mov sp, #-1
87     cps #(CPU_MODE_FIQ)
88     mov sp, #-1
89     cps #(CPU_MODE_IRQ)
90     mov sp, #-1
91     cps #(CPU_MODE_SVC)

93     /* Enable highvecs (moves the base of the exception vector) */
94     mrc     p15, 0, r3, c1, c0, 0
95     mov     r4, #1
96     lsl    r4, r4, #13
97     orr    r3, r3, r4
98     mcr    p15, 0, r3, c1, c0, 0

100     /* Disable A (disables strict alignment checks) */
101     mrc     p15, 0, r3, c1, c0, 0
102     bic     r3, r3, #2
103     mcr    p15, 0, r3, c1, c0, 0

100     /* Enable access to p10 and p11 (privileged mode only) */
101     mrc     p15, 0, r0, c1, c0, 2
102     orr    r0, #0x00500000
103     mcr    p15, 0, r0, c1, c0, 2

105     bl _fakebop_start
106     SET_SIZE(_start)
    unchanged_portion_omitted

```

new/usr/src/uts/armv6/loader/fakeloader_core.s

1

2390 Mon Jan 26 17:25:38 2015

new/usr/src/uts/armv6/loader/fakeloader_core.s

bcm2835: move strict alignment check disable code into the loader
Since the loader wants to muck with alignment related bits of the SCTL
anyway, it should set both A and U to the desired values (0 and 1
respectively).

_____unchanged_portion_omitted_

40 #if defined(__lint)

42 /* ARGSUSED */

43 void

44 fakeload_unaligned_enable(void)

45 {}

47 #else /* __lint */

49 /*

50 * Fix up alignment by turning off A and by turning on U.

51 */

52 ENTRY(fakeload_unaligned_enable)

53 mrc p15, 0, r0, c1, c0, 0

54 orr r0, #0x400000 /* U = 1 */

55 bic r0, r0, #2 /* A = 0 */

54 orr r0, #0x400000

56 mcr p15, 0, r0, c1, c0, 0

57 bx lr

58 SET_SIZE(fakeload_unaligned_enable);

_____unchanged_portion_omitted_


```

*****
4520 Mon Jan 26 17:25:39 2015
new/usr/src/uts/armv6/ml/trap.s
trap: don't mislead about SCTLR.V being not set
It's been quite a while since the exception table got moved via the high
vector bit (SCTLR.V).
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 .file "trap.s"

14 #include <sys/asm_linkage.h>
15 #include <sys/cpu_asm.h>

17 /*
18  * Create a section into which to place the exception vector, such that we can
19  * force it to be mapped where it needs to be.
20  * force it to be mapped where it needs to be. Currently at 0x0, since
21  * we don't set the high vector bit (SCTLR.V)
22  *
23  * Each instruction in the vector jumps to its own address + 24, which is the
24  * matching entry in exception_table. We do this to insure that we get
25  * effectively infinite displacement, which we can't achieve in one
26  * instruction otherwise (and gas complains).
27  *
28  * The handler for each exception type saves a trap frame (struct regs, though
29  * with some bits unusual) and calls the associated handler from trap_table.
30  *
31  * XXX: On CPUs with the security extensions, there are actually 2 additional
32  * exception vectors: secure, and monitor. We ignore them.
33  */
34 .pushsection ".exception_vector", "ax"
35     ldr    pc, [pc, #24]
36     ldr    pc, [pc, #24]
37     ldr    pc, [pc, #24]
38     ldr    pc, [pc, #24]
39     ldr    pc, [pc, #24]
40     ldr    pc, [pc, #24]
41 .exception_table:
42     .word handle_reset          /* Reset */
43     .word handle_undef         /* Undefined insn */
44     .word handle_svc           /* Supervisor Call */
45     .word handle_prefetchabt   /* Prefetch abort */
46     .word handle_dataabt       /* Data abort */
47     .word 0x00000014           /* Reserved (infinite loops) */
48     .word handle_irq           /* IRQ */
49     .word handle_fiq           /* FIQ */
50 .popsection

52 /* Clobbers r0 */
53 #define CALL_HANDLER(scratch, trapno)
54     ldr    scratch, =(trap_table + (4 * trapno));
55     ldr    scratch, [scratch];
56     cmp    scratch, #0;
57     beq    1f;

```

```

58     mov    r0, sp;           /* Pass our saved frame to the handler */
59     blx    scratch;         /* Call the handler */
60 1:

62 /*
63  * XXX: Note that we go to some contortions here to save in 'struct regs' style.
64  *
65  * This includes saving our own lr/spsr, for our own return_and_ saving them
66  * into the 'struct regs', and doing the register save unusually such that we
67  * get the 'struct regs' in order.
68  *
69  * Depending on the exact nature of 'struct regs', perhaps we should be
70  * bending it to our will, rather than letting it bend us?
71  *
72  * XXX: Note also that we're saving the current registers assuming that we
73  * came from supervisor mode. We should probably be saving the banked
74  * registers based on the mode in the spsr. (or we'll screw up when nested,
75  * or when userland traps, or...)
76  */
77 #define PUSH_TRAP_FRAME(scratch)
78     srsdb  sp!, #(CPU_MODE_SVC);           /* Save lr and spsr for ourselves */
79     cps    #(CPU_MODE_SVC);
80     ldr    lr, [sp];
81     sub    sp, sp, #(4 * 17);             /* Space for all our registers */
82     stmia  sp, {r0-r14};                 /* XXX: Note we don't save pc */
83     ldr    scratch, [sp, #(4 * 18)];     /* skip 17 regs and the lr */
84     str    scratch, [sp, #(4 * 16)];

86 #define POP_TRAP_FRAME_AND_RET()
87     ldmia  sp, {r0-r14};
88     add    sp, sp, #(4 * 19);           /* 17 regs + 2 for lr and spsr */
89     rfe   sp;                           /* Return */

91 /*
92  * XXX: None of these handlers are even vaguely aware that usermode exists,
93  * and make no effort to do the traditional things we would probably do on
94  * returning to user mode. They will need to be rethought at such a time
95  */
96 .globl trap_table

98 #define DEFINE_HANDLER(name, code)      \
99     ENTRY(name)                          \
100         PUSH_TRAP_FRAME(r0)              \
101         CALL_HANDLER(r1, code)           \
102         POP_TRAP_FRAME_AND_RET()        \
103     SET_SIZE(name)

```

unchanged portion omitted