

new/usr/src/uts/armv7/bcm2836/os/bcm2836\_bsmdep.c

1

\*\*\*\*\*

554 Wed Mar 18 09:16:44 2015

new/usr/src/uts/armv7/bcm2836/os/bcm2836\_bsmdep.c

cpuid for ARMv7

\*\*\*\*\*

```
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14 */

16 /*
17  * Broadcom 2836 board specific functions.
18 */

20 #include <vm/vm_dep.h>

22 void
23 armv7_bsmdep_l2cacheinfo(void)
24 {
25     /*
26      * Per the BCM 2836 ARM peripherals manual, the L2 cache on the BCM
27      * 2836 is actually used by the GPU, and from the CPU point of view,
28      * we don't have one.
29      *
30      * This can be toggled on the rPi, but it appears that that toggling
31      * can't be probed for.
32      *
33      * At present, we set these variables as if we owned the l2,
34      * regardless of whether we in fact do. This might be a terrible
35      * idea.
36      *
37      * XXX: It might be reasonable to demand that we (the CPU) have the l2
38      * cache, although since it is off-chip this may actually hinder
39      * performance.
40      */

42     armv6_l2cache_linesz = 32;
43     /* 128K per the BCM2836 manual, though we by default see none of it */
44     armv6_l2cache_size = 0x20000;
45 }
```

```

*****
5278 Wed Mar 18 09:16:44 2015
new/usr/src/uts/armv7/ml/cache.s
cpuid for ARMv7
*****
_____unchanged_portion_omitted_____

97 #endif /* __lint */

99 #if defined(lint) || defined(__lint)

101 /*
102 * The ARM architecture uses a modified Harvard Architecture which means that we
103 * get the joys of fixing up this mess. Primarily this means that when we update
104 * data, it gets written to do the data cache. That needs to be flushed to main
105 * memory and then the instruction cache needs to be invalidated. This is
106 * particularly important for things like krtld and DTrace. While the data cache
107 * does write itself out over time, we cannot rely on it having written itself
108 * out to the state that we care about by the time that we'd like it to. As
109 * such, we need to ensure that it's been flushed out ourselves. This also means
110 * that we could accidentally flush a region of the icache that's already
111 * updated itself, but that's just what we have to do to keep Von Neumann's
112 * spirt and great gift alive.
113 *
114 * The controllers for the caches have a few different options for invalidation.
115 * One may:
116 *
117 *   o Invalidate or flush the entire cache
118 *   o Invalidate or flush a cache line
119 *   o Invalidate or flush a cache range
120 *
121 * We opt to take the third option here for the general case of making sure that
122 * text has been synchronized. While the data cache allows us to both invalidate
123 * and flush the cache line, we don't currently have a need to do the
124 * invalidation.
125 *
126 * Note that all of these operations should be aligned on an 8-byte boundary.
127 * The instructions actually only end up using bits [31:5] of an address.
128 * Callers are required to ensure that this is the case.
129 */

131 void
132 armv7_icache_disable(void)
133 {}

135 void
136 armv7_icache_enable(void)
137 {}

139 void
140 armv7_dcache_disable(void)
141 {}

143 void
144 armv7_dcache_enable(void)
145 {}

147 void
148 armv7_icache_inval(void)
149 {}

151 void
152 armv7_dcache_inval(void)
153 {}

```

```

155 void
156 armv7_dcache_flush(void)
157 {}

159 void
160 armv7_text_flush_range(caddr_t start, size_t len)
161 {}

163 void
164 armv7_text_flush(void)
165 {}

167 #else /* __lint */

169     ENTRY(armv7_icache_enable)
170     mrc     p15, 0, r0, c1, c0, 0
171     orr     r0, #0x1000
172     mcr     p15, 0, r0, c1, c0, 0
173     SET_SIZE(armv7_icache_enable)
_____unchanged_portion_omitted_____

```

new/usr/src/uts/armv7/ml/cpuid\_ml.s

1

```
*****
2922 Wed Mar 18 09:16:44 2015
new/usr/src/uts/armv7/ml/cpuid_ml.s
cpuid for ARMv7
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright 2014 Joyent, Inc. All rights reserved.
14 */

16     .file     "cpuid.s"

18 /*
19  * Read cpuid values from coprocessors
20 */

22 #include <sys/asm_linkage.h>

24 #if defined(lint) || defined(__lint)

26 uint32_t
27 arm_cpuid_midr()
28 {}

30 uint32_t
31 arm_cpuid_pfr0()
32 {}

34 uint32_t
35 arm_cpuid_pfr1()
36 {}

38 uint32_t
39 arm_cpuid_dfr0()
40 {}

42 uint32_t
43 arm_cpuid_mmfr0()
44 {}

46 uint32_t
47 arm_cpuid_mmfr1()
48 {}

50 uint32_t
51 arm_cpuid_mmfr2()
52 {}

54 uint32_t
55 arm_cpuid_mmfr3()
56 {}

58 uint32_t
59 arm_cpuid_isar0()
60 {}
```

new/usr/src/uts/armv7/ml/cpuid\_ml.s

2

```
62 uint32_t
63 arm_cpuid_isar1()
64 {}

66 uint32_t
67 arm_cpuid_isar2()
68 {}

70 uint32_t
71 arm_cpuid_isar3()
72 {}

74 uint32_t
75 arm_cpuid_isar4()
76 {}

78 uint32_t
79 arm_cpuid_isar5()
80 {}

82 uint32_t
83 arm_cpuid_vfpidr()
84 {}

86 uint32_t
87 arm_cpuid_mvfr0()
88 {}

90 uint32_t
91 arm_cpuid_mvfr1()
92 {}

94 uint32_t
95 arm_cpuid_ctr()
96 {}

94 #else /* __lint */

96     ENTRY(arm_cpuid_midr)
100    ENTRY(arm_cpuid_idreg)
97     mrc     p15, 0, r0, c0, c0, 0
98     bx     lr
99     SET_SIZE(arm_cpuid_midr)
103    SET_SIZE(arm_cpuid_idreg)

101    ENTRY(arm_cpuid_pfr0)
102     mrc     p15, 0, r0, c0, c1, 0
103     bx     lr
104     SET_SIZE(arm_cpuid_pfr0)
105    unchanged portion omitted
180 #endif /* __lint */
181 #endif /* !codereview */

183    ENTRY(arm_cpuid_clidr)
184     mrc     p15, 1, r0, c0, c0, 1
184     ENTRY(arm_cpuid_ctr)
185     mrc     p15, 0, r0, c0, c0, 1
185     bx     lr
186     SET_SIZE(arm_cpuid_clidr)

188    ENTRY(arm_cpuid_ccsidr)
189     lsl     r0, r0, #1
190     cmp     r1, #0 /* icache == B_FALSE */
191     orrne   r0, r0, #1
192     mcr     p15, 2, r0, c0, c0, 0 /* write CSSELR */
```

```
193     mrc     p15, 1, r0, c0, c0, 0      /* read selected CCSIDR */
194     bx     lr
195     SET_SIZE(arm_cpuid_ccsidr)
187     SET_SIZE(arm_cpuid_ctr)
188 #endif /* __lint */
```

new/usr/src/uts/armv7/os/bsmdep.c

1

\*\*\*\*\*

1079 Wed Mar 18 09:16:44 2015

new/usr/src/uts/armv7/os/bsmdep.c

cpuid for ARMv7

\*\*\*\*\*

```
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14 */
15 #include <sys/types.h>
16 #include <sys/time.h>

18 /*
19  * Board Specific Module dependencies.
20 */

22 /*
23  * In addition to the entry points defined below, a board is also required to
24  * implement the following functions:
25  *
26  * void armv6_bsmdep_l2cacheinfo(void);
27  *
28  * The board should set the value of 'armv6_l2cache_linesz'
29  *
30  * XXX Some day we should make all of this into modules that can be loaded early
31  * by unix so that way we can have one kernel for all boards...
32 */

34 /*
23  * While we would like to have a single consistent hrttime function across all of
24  * the ARMv7 implementations, the chip itself leaves us rather lacking. As such,
36  * the ARMv6 implementations, the chip itself leaves us rather lacking. As such,
25  * we have to rely on each ARM board or implementation to do the work for us,
26  * alas.
27 */
28 static hrttime_t
29 dummy_hrttime(void)
30 {
31     return (0);
32 }
_____unchanged_portion_omitted_
```

```

*****
7198 Wed Mar 18 09:16:45 2015
new/usr/src/uts/armv7/os/cpuid.c
cpuid for ARMv7
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14  * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15 #endif /* ! codereview */
16 */

18 #include <sys/cpuid_impl.h>
19 #include <sys/param.h>
20 #include <sys/bootconf.h>
21 #include <vm/vm_dep.h>
22 #include <sys/armv7_bsmf.h>

24 /*
25  * Handle classification and identification of ARM processors.
26  *
27  * Currently we do a single pass which reads in information and asserts that the
28  * basic information which we receive here matches what we'd expect and are able
29  * to do everything that we need with this ARM CPU.
30  *
31  * TODO We'll eventually do another pass to make sure that we properly determine
32  * the feature set to expose to userland.
33  */

35 static arm_cpuid_t cpuid_data0;

37 static uint32_t
38 extract(uint32_t line, uint32_t mask, uint32_t shift)
14 static void
15 cpuid_parse_stage(uint32_t line, uint32_t mask, uint32_t shift, int *out)
39 {
40     return ((line & mask) >> shift);
41     *out = (line & mask) >> shift;
41 }
    _unchanged_portion_omitted_

68 #define CCSIDR_WT          0x80000000
69 #define CCSIDR_WB          0x40000000
70 #define CCSIDR_RA          0x20000000
71 #define CCSIDR_WA          0x10000000
72 #define CCSIDR_NUMSETS_MASK 0x0fffe000
73 #define CCSIDR_NUMSETS_SHIFT 13
74 #define CCSIDR_ASSOC_MASK  0x00001ff8
75 #define CCSIDR_ASSOC_SHIFT 3
76 #define CCSIDR_LINESIZE_MASK 0x00000007
77 #define CCSIDR_LINESIZE_SHIFT 0

79 static void
80 cpuid_fill_onecache(arm_cpuid_t *cpd, int level, boolean_t icache)
81 {
82     arm_cpuid_cache_t *cache = &cpd->ac_caches[icache][level];

```

```

83     uint32_t ccsidr;

85     ccsidr = arm_cpuid_ccsidr(level, icache);
86     cpd->ac_ccsidr[icache][level] = ccsidr;

88     cache->acc_exists = B_TRUE;
89     cache->acc_wt = (ccsidr & CCSIDR_WT) == CCSIDR_WT;
90     cache->acc_wb = (ccsidr & CCSIDR_WB) == CCSIDR_WB;
91     cache->acc_ra = (ccsidr & CCSIDR_RA) == CCSIDR_RA;
92     cache->acc_wa = (ccsidr & CCSIDR_WA) == CCSIDR_WA;
93     cache->acc_sets = extract(ccsidr, CCSIDR_NUMSETS_MASK,
94         CCSIDR_NUMSETS_SHIFT) + 1;
95     cache->acc_assoc = extract(ccsidr, CCSIDR_ASSOC_MASK,
96         CCSIDR_ASSOC_SHIFT) + 1;
97     cache->acc_linesz = sizeof (uint32_t) << (extract(ccsidr,
98         CCSIDR_LINESIZE_MASK, CCSIDR_LINESIZE_SHIFT) + 2);
45 #define CACHE_LEN_MASK    0x003
46 #define CACHE_M_BIT        0x004
47 #define CACHE_ASSOC_MASK  0x038
48 #define CACHE_ASSOC_SHIFT 3
49 #define CACHE_SIZE_MASK    0x3c0
50 #define CACHE_SIZE_SHIFT   6
51 #define CACHE_COLOR_BIT    0x800
52 #define CACHE_MASK         0xfff
53 #define CACHE_DCACHE_SHIFT 12
54 #define CACHE_SEPARATE     0x1000000

100 /*
101  * XXX?
102  *warning "set acc_size?"
103  * On ARMv6 the value of the cache size and the cache associativity depends on
104  * the value of the M bit, which modifies the value that's in the actual index.
105  */
60 static uint32_t armv6_cpuid_cache_sizes[2][9] = {
61     { 0x200, 0x400, 0x800, 0x1000, 0x2000, 0x4000, 0x8000, 0x100000,
62       0x20000 },
63     { 0x300, 0x600, 0xc00, 0x1800, 0x3000, 0x6000, 0xc000, 0x18000,
64       0x30000 }
65 };

67 static int8_t armv6_cpuid_cache_assoc[2][9] = {
68     { 1, 2, 4, 8, 16, 32, 64, 128 },
69     { -1, 3, 6, 12, 24, 48, 96, 192 }
70 };

72 static uint8_t armv6_cpuid_cache_linesz[] = {
73     8,
74     16,
75     32,
76     64
77 };

79 static void
80 cpuid_fill_onecache(arm_cpuid_cache_t *accp, uint32_t val)
81 {
82     int mbit, index, assoc;

84     mbit = (val & CACHE_M_BIT) != 0 ? 1 : 0;
85     index = (val & CACHE_ASSOC_MASK) >> CACHE_ASSOC_SHIFT;
86     assoc = armv6_cpuid_cache_assoc[mbit][index];
87     if (assoc == -1) {
88         accp->acc_exists = B_FALSE;
89         return;
90     }
91     ASSERT(assoc > 0);
92     accp->acc_assoc = assoc;

```

```

93     accp->acc_rcolor = (val & CACHE_COLOR_BIT) == 0 ?
94         B_FALSE : B_TRUE;
95     index = val & CACHE_LEN_MASK;
96     accp->acc_linesz = armv6_cpuid_cache_linesz[index];
97     index = (val & CACHE_SIZE_MASK) >> CACHE_SIZE_SHIFT;
98     accp->acc_size = armv6_cpuid_cache_sizes[mbit][index];
99     accp->acc_exists = B_TRUE;
104 }

106 static void
107 cpuid_fill_caches(arm_cpuid_t *cpd)
108 {
109     uint32_t erg, cwg;
110     uint32_t l1ip;
111     uint32_t ctr;
112     uint32_t clidr;
113     int level;

115     clidr = arm_cpuid_clidr();
116     cpd->ac_clidr = clidr;

118     /* default all caches to not existing, and not unified */
119     for (level = 0; level < 7; level++) {
120         cpd->ac_caches[B_TRUE][level].acc_exists = B_FALSE;
121         cpd->ac_caches[B_FALSE][level].acc_exists = B_FALSE;
122         cpd->ac_caches[B_TRUE][level].acc_unified = B_FALSE;
123         cpd->ac_caches[B_FALSE][level].acc_unified = B_FALSE;
124     }

126     /* retrieve cache info for each level */
127     for (level = 0; level < 7; level++) {
128         arm_cpuid_cache_t *icache = &cpd->ac_caches[B_TRUE][level];
129         arm_cpuid_cache_t *dcache = &cpd->ac_caches[B_FALSE][level];
130         uint32_t ctype = (cpd->ac_clidr >> (3 * level)) & 0x7;

132         /* stop looking we find the first non-existent level */
133         if (!ctype)
134             break;

136         switch (ctype) {
137         case 1:
138             cpuid_fill_onecache(cpd, level, B_TRUE);
139             break;
140         case 2:
141             cpuid_fill_onecache(cpd, level, B_FALSE);
142             break;
143         case 3:
144             cpuid_fill_onecache(cpd, level, B_TRUE);
145             cpuid_fill_onecache(cpd, level, B_FALSE);
146             break;
147         case 4:
148             cpuid_fill_onecache(cpd, level, B_FALSE);
149             dcache->acc_unified = B_TRUE;
150             break;
151         default:
152             bop_panic("unsupported cache type");
153         }
154     }
155     uint32_t val, icache, dcache;

156     /*
157     * We require L1-I/D & L2-D. Unified caches are OK as well.
158     */
159     if (!cpd->ac_caches[B_TRUE][0].acc_exists &&
160         (!cpd->ac_caches[B_FALSE][0].acc_exists ||
161         !cpd->ac_caches[B_FALSE][0].acc_unified))

```

```

162         bop_panic("no L1 instruction cache detected");

164         if (!cpd->ac_caches[B_FALSE][1].acc_exists)
165             bop_panic("no L2 data cache detected");

167     /*
168     * set globals with cache size info
169     */
170     l2cache_sz = cpd->ac_caches[B_FALSE][1].acc_size;
171     l2cache_linesz = cpd->ac_caches[B_FALSE][1].acc_linesz;
172     l2cache_assoc = cpd->ac_caches[B_FALSE][1].acc_assoc;
173     val = arm_cpuid_ctr();
174     icache = val & CACHE_MASK;
175     cpuid_fill_onecache(&cpd->ac_icache, icache);
176     dcache = (val >> CACHE_DCACHE_SHIFT) & CACHE_MASK;
177     cpuid_fill_onecache(&cpd->ac_dcache, dcache);

179     if (val & CACHE_SEPARATE) {
180         cpd->ac_unifiedl1 = B_FALSE;
181     } else {
182         cpd->ac_unifiedl1 = B_TRUE;
183     }

185     armv7_bsmdep_l2cacheinfo();
186     armv6_cachesz = cpd->ac_dcache.acc_size;
187     armv6_cache_assoc = cpd->ac_dcache.acc_assoc;
188 }

190 /*
191 * We need to do is go through and check for a few features that we know
192 * we're going to need.
193 * There isn't a specific way to indicate that we're on ARMv6k. Instead what we
194 * need to do is go through and check for a few features that we know we're
195 * going to need.
196 * TODO This will have to be revisited with ARMv7 support
197 */
198 static void
199 cpuid_verify(void)
200 {
201     arm_cpuid_mem_vmsa_t vmsa;
202     arm_cpuid_mem_barrier_t barrier;
203     int sync, syncf;

205     arm_cpuid_t *cpd = &cpuid_data0;

207     /* v7 vmsa */
208     vmsa = extract(cpd->ac_mmfr[0], ARM_CPUID_MMFR0_STATE0_MASK,
209                 ARM_CPUID_MMFR0_STATE0_SHIFT);
210     /* v6 vmsa */
211     cpuid_parse_stage(cpd->ac_mmfr[0], ARM_CPUID_MMFR0_STATE0_MASK,
212                     ARM_CPUID_MMFR0_STATE0_SHIFT, (int *)&vmsa);
213     /* TODO We might be able to support v6, but bcm2835+qvpb are this */
214     if (vmsa != ARM_CPUID_MEM_VMSA_V7) {
215         bop_printf(NULL, "invalid vmsa setting, found 0x%x\n", vmsa);
216         bop_panic("unsupported cpu");
217     }

219     /* check for ISB, DSB, etc. in cp15 */
220     barrier = extract(cpd->ac_mmfr[2], ARM_CPUID_MMFR2_STATE5_MASK,
221                     ARM_CPUID_MMFR2_STATE5_SHIFT);
222     if (barrier != ARM_CPUID_MEM_BARRIER_INSTR) {
223         bop_printf(NULL, "missing support for memory barrier "
224                 "instructions\n");
225     }
226     cpuid_parse_stage(cpd->ac_mmfr[2], ARM_CPUID_MMFR2_STATE5_MASK,

```

```

152     ARM_CPUID_MMFR2_STATES5_SHIFT, (int *)&barrier);
153     if (barrier != ARM_CPUID_MEM_BARRIER_CP15 &&
154         barrier != ARM_CPUID_MEM_BARRIER_INSTR) {
155         bop_printf(NULL, "missing support for CP15 memory barriers\n");
203         bop_panic("unsupported CPU");
204     }

206     /* synch prims */
207     sync = extract(cpd->ac_isar[3], ARM_CPUID_ISAR3_STATE3_SHIFT,
208                  ARM_CPUID_ISAR3_STATE3_SHIFT);
209     syncf = extract(cpd->ac_isar[4], ARM_CPUID_ISAR4_STATES5_SHIFT,
210                   ARM_CPUID_ISAR4_STATES5_SHIFT);
211     cpuid_parse_stage(cpd->ac_isar[4], ARM_CPUID_ISAR3_STATE3_SHIFT,
212                      ARM_CPUID_ISAR4_STATES5_SHIFT, (int *)&sync);
213     cpuid_parse_stage(cpd->ac_isar[4], ARM_CPUID_ISAR4_STATE3_SHIFT,
214                      ARM_CPUID_ISAR4_STATES5_SHIFT, (int *)&syncf);
215     if (sync != 0x2 && syncf != 0x0) {
216         bop_printf(NULL, "unsupported synch primitives: sync,frac: "
217                    "%x,%x\n", sync, syncf);
218         bop_panic("unsupported CPU");
219     }

170     if (cpd->ac_icache.acc_exists == B_FALSE) {
171         bop_printf(NULL, "icache not defined to exist\n");
172         bop_panic("unsupported CPU");
173     }

175     if (cpd->ac_dcache.acc_exists == B_FALSE) {
176         bop_printf(NULL, "dcache not defined to exist\n");
177         bop_panic("unsupported CPU");
178     }
216 }

218 static void
219 cpuid_valid_ident(uint32_t ident)
220 {
221     arm_cpuid_ident_arch_t arch;

223     /*
224     * We don't support anything older than ARMv7.
187     * We don't support stock ARMv6 or older.
225     */
226     arch = (ident & ARM_CPUID_IDENT_ARCH_MASK) >>
227            ARM_CPUID_IDENT_ARCH_SHIFT;
228     if (arch != ARM_CPUID_IDENT_ARCH_CPUID) {
229         bop_printf(NULL, "encountered unsupported CPU arch: 0x%x",
230                  arch);
231         bop_panic("unsupported CPU");
232     }
233 }

235 static void
236 cpuid_valid_fpident(uint32_t ident)
237 {
238     arm_cpuid_vfp_arch_t vfp;

240     vfp = extract(ident, ARM_CPUID_VFP_ARCH_MASK, ARM_CPUID_VFP_ARCH_SHIFT);
241     // XXX: _V3_V2BASE? _V3_NOBASE? _V3_V3BASE?
242     cpuid_parse_stage(ident, ARM_CPUID_VFP_ARCH_MASK,
243                       ARM_CPUID_VFP_ARCH_SHIFT, (int *)&vfp);
244     if (vfp != ARM_CPUID_VFP_ARCH_V2) {
245         bop_printf(NULL, "unsupported vfp version: %x\n", vfp);
246         bop_panic("unsupported CPU");
247     }

247     if ((ident & ARM_CPUID_VFP_SW_MASK) != 0) {

```

```

248         bop_printf(NULL, "encountered software-only vfp\n");
249         bop_panic("unsupported CPU");
250     }
251 }
252 void
253 cpuid_setup(void)
254 {
255     arm_cpuid_t *cpd = &cpuid_data0;

257     cpd->ac_ident = arm_cpuid_midr();
220     cpd->ac_ident = arm_cpuid_idreg();
258     cpuid_valid_ident(cpd->ac_ident);
259     cpuid_fill_main(cpd);

261     cpd->ac_fpident = arm_cpuid_vfpidreg();
262     cpuid_valid_fpident(cpd->ac_fpident);
263     cpuid_fill_fpu(cpd);

265 #endif /* ! codereview */
266     cpuid_fill_caches(cpd);

268     cpuid_verify();
269 }

```



```

*****
4146 Wed Mar 18 09:16:45 2015
new/usr/src/uts/armv7/os/startup.c
cpuid for ARMv7
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14 */

16 #include <sys/types.h>
17 #include <sys/bootconf.h>
18 #include <sys/obpdefs.h>
19 #include <sys/promif.h>

21 /*
22  * 32-bit Kernel's Virtual memory layout.
23  *
24  * -----+-----
25  * 0xFFFF0000 - EXCEPTION_ADDRESS
26  *
27  * 0xFFC00000 - ARGSBASE
28  * XXX debugger?
29  * 0xFF800000 - XXX SEGDEBUBBASE?+
30  *
31  * 0xFEC00000 - Kernel Data
32  *
33  * 0xFE800000 - Kernel Text
34  *
35  * XXX No idea yet
36  *
37  * 0xC8002000 - XXX segmap_start?
38  *
39  * 0xC8000000 - kernelbase / userlimit (floating)
40  *
41  * User Stack
42  *
43  *
44  * :
45  * | shared objects |
46  * :
47  *
48  * :
49  * | user data |
50  * -----+-----
51  * | user text |
52  * -----+----- XXX Not necessairily truetoday
53  * | invalid |
54  * -----+-----
55  *
56  * + Item does not exist at this time.
57  */

59 struct bootops      *bootops = 0; /* passed in from boot */
60 struct bootops      **bootopsp;
61 struct boot_syscalls *sysp;      /* passed in from boot */

```

```

63 char kern_bootargs[OBP_MAXPATHLEN];
64 char kern_bootfile[OBP_MAXPATHLEN];

66 caddr_t s_text;      /* start of kernel text segment */
67 caddr_t e_text;      /* end of kernel text segment */
68 caddr_t s_data;      /* start of kernel data segment */
69 caddr_t e_data;      /* end of kernel data segment */
70 caddr_t modtext;     /* start of loadable module text reserved */
71 caddr_t e_modtext;   /* end of loadable module text reserved */
72 caddr_t moddata;     /* start of loadable module data reserved */
73 caddr_t e_moddata;   /* end of loadable module data reserved */

75 /*
76  * Some CPUs have holes in the middle of the 64-bit virtual address range.
77  */
78 uintptr_t hole_start, hole_end;

80 /*
81  * PROM debugging facilities
82  */
83 int prom_debug = 1;

85 /*
86  * VM related data
87  */
88 long page_hashsz;   /* Size of page hash table (power of two) */
89 unsigned int page_hashsz_shift; /* log2(page_hashsz) */
90 struct page *pp_base; /* Base of initial system page struct array */
91 struct page **page_hash; /* Page hash table */
92 pad_mutex_t *pse_mutex; /* Locks protecting pp->p_selock */
93 size_t pse_table_size; /* Number of mutexes in pse_mutex[] */
94 int pse_shift;      /* log2(pse_table_size) */

96 /*
97  * Cache size information filled in via cpuid.
98  * Cache size information filled in via cpuid and startup_cache()
99  */
100 int l2cache_sz;
101 int l2cache_linesz ;
102 int l2cache_assoc;
103 int armv6_cachesz; /* Total size of the l1 cache */
104 int armv6_cache_assoc; /* L1 cache associativity */
105 int armv6_l2cache_linesz; /* Size of a line in the l2 cache */
106 int armv6_l2cache_size; /* Total size of the l2 cache */

103 /*
104  * Do basic set up.
105  */
106 static void
107 startup_init()
108 {
109     if (BOP_GETPROPLEN(bootops, "prom_debug") >= 0) {
110         ++prom_debug;
111         prom_printf("prom_debug found in boot enviroment");
112     }
113 }

```

unchanged portion omitted

new/usr/src/uts/armv7/qve/os/qve\_bsmdep.c

1

\*\*\*\*\*

563 Wed Mar 18 09:16:45 2015

new/usr/src/uts/armv7/qve/os/qve\_bsmdep.c

cpuid for ARMv7

\*\*\*\*\*

```
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14 */

16 /*
17  * QEMU Versatile Express board specific functions.
18 */

20 #include <vm/vm_dep.h>

22 void
23 armv7_bsmdep_l2cacheinfo(void)
24 {
25     /* Per L220 Cache Controller Technical Reference Manual */
26     armv6_l2cache_linesz = 32;
27     /* 128 Kb 12 cache, per DUI0425F */
28     armv6_l2cache_size = 0x20000;
29 }
```

new/usr/src/uts/armv7/sys/armv7\_bsmf.h

1

\*\*\*\*\*

749 Wed Mar 18 09:16:45 2015

new/usr/src/uts/armv7/sys/armv7\_bsmf.h

cpuid for ARMv7

\*\*\*\*\*

```
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright 2014 (c) Joyent, Inc. All rights reserved.
14 */

16 #ifndef _SYS_ARMV7_BSMF_H
17 #define _SYS_ARMV7_BSMF_H

19 /*
20  * This describes interfaces that unix can expect each of the board specific
21  * modules to have implemented.
22 */

24 #ifdef __cplusplus
25 extern "C" {
26 #endif

28 /*
29  * The platform should fill in the values for armv7_l2cache_linesz and
30  * armv7_l2cache_size.
31 */
32 extern void armv7_bsmdep_l2cacheinfo(void);

28 #ifdef __cplusplus
29 }

```

unchanged\_portion\_omitted

new/usr/src/uts/armv7/sys/cpuid\_impl.h

1

```
*****
2358 Wed Mar 18 09:16:45 2015
new/usr/src/uts/armv7/sys/cpuid_impl.h
cpuid for ARMv7
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14 */

16 #ifndef _SYS_CPUID_IMPL_H
17 #define _SYS_CPUID_IMPL_H

19 #include <sys/stdint.h>
20 #include <sys/arm_archext.h>
21 #include <sys/types.h>

23 /*
24  * Routines to read ARM cpuid co-processors
25  */

27 #ifdef __cplusplus
28 extern "C" {
29 #endif

31 typedef struct arm_cpuid_cache {
32     boolean_t acc_exists;
33     boolean_t acc_unified;
34     boolean_t acc_wt;
35     boolean_t acc_wb;
36     boolean_t acc_ra;
37     boolean_t acc_wa;
38     uint16_t acc_sets;
39     uint8_t acc_linesz;
40     uint16_t acc_assoc;

42 #endif /* ! codereview */
43     boolean_t acc_rcolor;
44     uint8_t acc_assoc;
45     uint8_t acc_linesz;
46     uint32_t acc_size;
47 } arm_cpuid_cache_t;

48 typedef struct arm_cpuid {
49     uint32_t ac_ident;
50     uint32_t ac_pfr[2];
51     uint32_t ac_dfr;
52     uint32_t ac_mmfr[4];
53     uint32_t ac_isar[6];
54     uint32_t ac_fpident;
55     uint32_t ac_mvfr[2];
56     uint32_t ac_clidr;

57 /*
58  * ARM supports 7 levels of caches. Each level can have separate
59  * I/D caches or a unified cache. We keep track of all these as a
```

new/usr/src/uts/armv7/sys/cpuid\_impl.h

2

```
60     * two dimensional array. First, we select if we're dealing with a
61     * I cache (B_TRUE) or a D/unified cache (B_FALSE), and then we
62     * index on the level. Note that L1 caches are at index 0.
63     */
64     uint32_t ac_ccsidr[2][7];
65     arm_cpuid_cache_t ac_caches[2][7];
66     boolean_t ac_unifiedl1;
67     arm_cpuid_cache_t ac_icache;
68     arm_cpuid_cache_t ac_dcache;
69 } arm_cpuid_t;

70 extern uint32_t arm_cpuid_midr();
71 extern uint32_t arm_cpuid_idreg();
72 extern uint32_t arm_cpuid_pfr0();
73 extern uint32_t arm_cpuid_pfr1();
74 extern uint32_t arm_cpuid_dfr0();
75 extern uint32_t arm_cpuid_mmfr0();
76 extern uint32_t arm_cpuid_mmfr1();
77 extern uint32_t arm_cpuid_mmfr2();
78 extern uint32_t arm_cpuid_mmfr3();
79 extern uint32_t arm_cpuid_isar0();
80 extern uint32_t arm_cpuid_isar1();
81 extern uint32_t arm_cpuid_isar2();
82 extern uint32_t arm_cpuid_isar3();
83 extern uint32_t arm_cpuid_isar4();
84 extern uint32_t arm_cpuid_isar5();

85 extern uint32_t arm_cpuid_vfpidreg();
86 extern uint32_t arm_cpuid_mvfr0();
87 extern uint32_t arm_cpuid_mvfr1();

88 extern uint32_t arm_cpuid_clidr();
89 extern uint32_t arm_cpuid_ccsidr(uint32_t level, boolean_t icache);
90 extern uint32_t arm_cpuid_ctr();

91 #ifdef __cplusplus
92 }
93 #endif

94 _____unchanged_portion_omitted_____
```

```

*****
14706 Wed Mar 18 09:16:45 2015
new/usr/src/uts/armv7/vm/vm_dep.h
cpuid for ARMv7
*****
_____unchanged_portion_omitted_____

203 extern void page_list_walk_init(uchar_t szc, uint_t flags, uint_t bin,
204     int can_split, int use_ceq, page_list_walker_t *plw);

206 extern struct cpu     cpus[];
207 #define CPU0          &cpus[0]

209 /*
210  * XXX memory type initializaiton
211  */
212 #define MTYPE_INIT(mtype, vp, vaddr, flags, pgsz)     panic("mtype_init")
213 #define MTYPE_START(mnode, mtype, flags)             panic("mtype_start")
214 #define MTYPE_NEXT(mnode, mtype, flags)             panic("mtype_next")
215 #define MTYPE_PGR_INIT(mtype, flags, pp, mnode, pgcnt)  panic("mtype_pgr_init")
216 #define MNODETYPE_2_PFN(mnode, mtype, pfnlo, pfnhi)   panic("mnode_type_2_pfn")

218 #ifdef DEBUG
219 #define CHK_LPG(pp, szc)          panic("chk_lpg")
220 #else
221 #define CHK_LPG(pp, szc)
222 #endif

224 #define FULL_REGION_CNT(rg_szc) \
225     (PAGE_GET_SIZE(rg_szc) >> PAGE_GET_SHIFT(rg_szc - 1))

227 /* Return the leader for this mapping size */
228 #define PP_GROUPLADER(pp, szc) \
229     (&(pp)[-((int)((pp)->p_pagenum & (SZCPAGES(szc)-1)))]

231 /* Return the root page for this page based on p_szc */
232 #define PP_PAGEROOT(pp) ((pp)->p_szc == 0 ? (pp) : \
233     PP_GROUPLADER((pp), (pp)->p_szc))

235 /*
236  * The counter base must be per page_counter element to prevent
237  * races when re-indexing, and the base page size element should
238  * be aligned on a boundary of the given region size.
239  *
240  * We also round up the number of pages spanned by the counters
241  * for a given region to PC_BASE_ALIGN in certain situations to simplify
242  * the coding for some non-performance critical routines.
243  */
244 #define PC_BASE_ALIGN      ((pfn_t)1 << PAGE_BSZS_SHIFT(mmu_page_sizes-1))
245 #define PC_BASE_ALIGN_MASK (PC_BASE_ALIGN - 1)

247 /*
248  * The following three constants describe the set of page sizes that are
249  * supported by the hardware. Note that there is a notion of legacy page sizes
250  * for certain applications. However, such applications don't exist on ARMv7, so
251  * they'll always get the same data.
252  */
253 extern uint_t mmu_page_sizes;
254 extern uint_t mmu_exported_page_sizes;
255 extern uint_t mmu_legacy_page_sizes;

257 /*
258  * These macros are used for converting between userland page sizes and kernel
259  * page sizes. However, these are the same on ARMv7 (just like i86pc).
260  */
261 #define USERSZC_2_SZC(usersz)  usersz

```

```

262 #define SZC_2_USERSZC(szc)      szc

264 /*
265  * for hw_page_map_t, sized to hold the ratio of large page to base
266  * pagesize
267  */
268 typedef short  hpmctr_t;

270 /*
271  * get the setsize of the current cpu
272  *
273  * This is complicated by the fact that the I-cache and D-cache may be
274  * separate.
275  * On ARMv6 the layer two cache isn't architecturally defined. A given
276  * implementation may or may not support it. The maximum size appears to be
277  * 64-bytes; however, we end up having to defer to the individual platforms for
278  * more information. Because of this, we also get and use the l1 cache
279  * information. This is further complicated by the fact that the I-cache and
280  * D-cache are separate usually; therefore we use the l1 d-cache for
281  * CPUSETSIZE().
282  */
283 #define L2CACHE_SZ      (l2cache_sz)
284 #define L2CACHE_ALIGN  (l2cache_align)
285 #define L2CACHE_ASSOC  (l2cache_assoc)
286 #define L2CACHE_SIZE   (l2cache_size)
287 #define L2CACHE_LINESZ (l2cache_linesz)
288 #define L2CACHE_ASSOC_MAX (l2cache_assoc_max)
289 #define L2CACHE_ALIGN_MAX (l2cache_align_max)
290 #define CPUSETSIZE()   (armv6_cachesz / armv6_cache_assoc)
291 #define CPUSZC()      (armv6_cachesz / armv6_cache_assoc)

293 /*
294  * Return the log2(pagesize(szc) / MMU_PAGESIZE) --- or the shift count
295  * for the number of base pages in this pagesize
296  */
297 #define PAGE_BSZS_SHIFT(szc) (PNUM_SHIFT(szc) - MMU_PAGESHIFT)

299 /*
300  * Internal PG_ flags.
301  */
302 #define PGI_RELOCONLY  0x010000    /* opposite of PG_NORELOC */
303 #define PGI_NOCAGE     0x020000    /* cage is disabled */
304 #define PGI_PGCPHIPRI  0x040000    /* page_get_contig_page pri alloc */
305 #define PGI_PGCPSZC0   0x080000    /* relocate base pagesize page */

307 /*
308  * XXX Consider PGI flags for ourselves
309  */

311 #define AS_2_BIN(as, seg, vp, addr, bin, szc)  panic("as_2_bin")

313 /*
314  * XXX For the moment, we'll use the same value for VM_CPU_DATA_PADSIZE that
315  * is used on other platforms. We don't use this at all, but it's required for
316  * stuff like vm_pagelist.c to build. We should figure out what the right answer
317  * looks like here.
318  */
319 /*
320  * cpu private vm data - accessed thru CPU->cpu_vm_data
321  * vc_pnum_memseg: tracks last memseg visited in page_numtopp_nolock()
322  * vc_pnext_memseg: tracks last memseg visited in page_nextn()
323  * vc_kmptr: original unaligned kmem pointer for this vm_cpu_data_t
324  * vc_kmsize: original kmem size for this vm_cpu_data_t
325  */

327 typedef struct {
328     struct memseg *vc_pnum_memseg;

```

new/usr/src/uts/armv7/vm/vm\_dep.h

3

```
317     struct memseg  *vc_pnext_memseg;
318     void            *vc_kmptr;
319     size_t          vc_kmsize;
320 } vm_cpu_data_t;
_____ unchanged_portion_omitted
```