

```

*****
18492 Thu Feb 12 20:33:26 2015
new/usr/src/uts/armv6/loader/fakeloader.c
unix: enable caches in locore
The loader should really be as simple as possible to be as small as
possible. It should configure the machine so that unix can make certain
assumptions but it should leave more complex initialization to unix.
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright (c) 2014 Joyent, Inc. All rights reserved.
14  * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15 */

17 #include "fakeloader.h"

19 #include <sys/types.h>
20 #include <sys/param.h>
21 #include <sys/elf.h>
22 #include <sys/atag.h>
23 #include <sys/sysmacros.h>
24 #include <sys/machparam.h>

26 #include <vm/pte.h>

28 /*
29  * This is the stock ARM fake uniboot loader.
30  *
31  * Here's what we have to do:
32  *   o Read the atag header and find the combined archive header
33  *   o Determine the set of mappings we need to add for the following:
34  *     - unix
35  *     - boot_archive
36  *     - atags
37  *   o Enable unaligned access
38  *   o Enable virtual memory
38  *   o Enable the caches + virtual memory
39  *
40  * There are several important constraints that we have here:
41  *
42  *   o We cannot use any .data! Several loaders that come before us are broken
43  *     and only provide us with the ability to map our .text and potentially our
44  *     .bss. We should strive to avoid even that if we can.
45  */

47 #ifdef DEBUG
48 #define FAKELOAD_DPRINTF(x)    fakeload_puts(x)
49 #else
50 #define FAKELOAD_DPRINTF(x)
51 #endif /* DEBUG */

53 /*
54  * XXX ASSUMES WE HAVE Free memory following the boot archive
55  */
56 static uintptr_t freemem;
57 static uintptr_t pt_arena;

```

```

58 static uintptr_t pt_arena_max;
59 static uint32_t *pt_addr;
60 static int nl2pages;

62 /* Simple copy routines */
63 void
64 bcopy(const void *s, void *d, size_t n)
65 {
66     const char *src = s;
67     char *dest = d;

69     if (n == 0 || s == d)
70         return;

72     if (dest < src && dest + n < src) {
73         /* dest overlaps with the start of src, copy forward */
74         for (; n > 0; n--, src++, dest++)
75             *dest = *src;
76     } else {
77         /* src overlaps with start of dest or no overlap, copy rev */
78         src += n - 1;
79         dest += n - 1;
80         for (; n > 0; n--, src--, dest--)
81             *dest = *src;
82     }
83 }
_____ unchanged_portion_omitted

589 void
590 fakeload_init(void *ident, void *ident2, void *atag)
591 {
592     atag_header_t *hdr;
593     atag_header_t *chain = (atag_header_t *)atag;
594     const atag_initrd_t *initrd;
595     atag_illumos_status_t *aisp;
596     atag_illumos_mapping_t *aimp;
597     uintptr_t unix_start;

599     fakeload_backend_init();
600     fakeload_puts("Hello from the loader\n");
601     initrd = (atag_initrd_t *)atag_find(chain, ATAG_INITRD2);
602     if (initrd == NULL)
603         fakeload_panic("missing the initial ramdisk\n");

605     /*
606      * Create the status atag header and the initial mapping record for the
607      * atags. We'll hold onto both of these.
608      */
609     fakeload_mkatags(chain);
610     aisp = (atag_illumos_status_t *)atag_find(chain, ATAG_ILLUMOS_STATUS);
611     if (aisp == NULL)
612         fakeload_panic("can't find ATAG_ILLUMOS_STATUS");
613     aimp = (atag_illumos_mapping_t *)atag_find(chain, ATAG_ILLUMOS_MAPPING);
614     if (aimp == NULL)
615         fakeload_panic("can't find ATAG_ILLUMOS_MAPPING");
616     FAKELOAD_DPRINTF("created proto atags\n");

618     fakeload_pt_arena_init(initrd);

620     fakeload_selfmap(chain);

622     /*
623      * Map the boot archive and all of unix
624      */
625     unix_start = fakeload_archive_mappings(chain,
626         (const void *) (uintptr_t) initrd->ai_start, aisp);

```

```

627     FAKELOAD_DPRINTF("filled out unix and the archive's mappings\n");
629     /*
630     * Fill in the atag mapping header for the atags themselves. 1:1 map it.
631     */
632     aimp->aim_paddr = (uintptr_t)chain & ~0xfff;
633     aimp->aim_plen = atag_length(chain) & ~0xfff;
634     aimp->aim_plen += 0x1000;
635     aimp->aim_vaddr = aimp->aim_paddr;
636     aimp->aim_vlen = aimp->aim_plen;
637     aimp->aim_mapflags = PF_R | PF_W | PF_NORELOC;
639     /*
640     * Let the backend add mappings
641     */
642     fakeload_backend_addmaps(chain);
644     /*
645     * Turn on unaligned access
646     */
647     FAKELOAD_DPRINTF("turning on unaligned access\n");
648     fakeload_unaligned_enable();
649     FAKELOAD_DPRINTF("successfully enabled unaligned access\n");
651     /*
652     * To turn on the MMU we need to do the following:
653     *   o Program all relevant CP15 registers
654     *   o Program 1st and 2nd level page tables
655     *   o Invalidate and Disable the I/D-cache
656     *   o Fill in the last bits of the ATAG_ILLUMOS_STATUS atag
657     *   o Turn on the MMU in SCTLr
658     *   o Jump to unix
659     */
661     /* Last bits of the atag */
662     aisp->ais_freemem = freemem;
663     aisp->ais_version = 1;
664     aisp->ais_ptbase = (uintptr_t)pt_addr;
666     /*
667     * Our initial page table is a series of 1 MB sections. While we really
668     * should map 4k pages, for the moment we're just going to map 1 MB
669     * regions, yay team!
670     */
671     hdr = chain;
672     FAKELOAD_DPRINTF("creating mappings\n");
673     while (hdr != NULL) {
674         if (hdr->ah_tag == ATAG_ILLUMOS_MAPPING)
675             fakeload_create_map(pt_addr,
676                                 (atag_illumos_mapping_t *)hdr);
677         hdr = atag_next(hdr);
678     }
680     /*
681     * Now that we've mapped everything, update the status atag.
682     */
683     aisp->ais_freeused = freemem - aisp->ais_freemem;
684     aisp->ais_pt_arena = pt_arena;
685     aisp->ais_pt_arena_max = pt_arena_max;
687     /* Cache disable */
688     FAKELOAD_DPRINTF("Flushing and disabling caches\n");
689     armv6_dcache_flush();
690     armv6_dcache_disable();
691     armv6_dcache_inval();
692     armv6_icache_disable();

```

```

693     armv6_icache_inval();
695     /* Program the page tables */
696     FAKELOAD_DPRINTF("programming cp15 regs\n");
697     fakeload_pt_setup((uintptr_t)pt_addr);
700     /* MMU Enable */
701     FAKELOAD_DPRINTF("see you on the other side\n");
702     fakeload_mmu_enable();
704     FAKELOAD_DPRINTF("why helo thar\n");
706     /* Renable caches */
707     armv6_dcache_enable();
708     armv6_icache_enable();
706     /* we should never come back */
707     fakeload_exec(ident, ident2, chain, unix_start);
708     fakeload_panic("hit the end of the world\n");
709 }
_____unchanged_portion_omitted_____

```

```

*****
5123 Thu Feb 12 20:33:27 2015
new/usr/src/uts/armv6/ml/glocore.s
unix: enable caches in locore
The loader should really be as simple as possible to be as small as
possible. It should configure the machine so that unix can make certain
assumptions but it should leave more complex initialization to unix.
*****
1 /*
2  * This file and its contents are supplied under the terms of the
3  * Common Development and Distribution License ("CDDL"), version 1.0.
4  * You may only use this file in accordance with the terms of version
5  * 1.0 of the CDDL.
6  *
7  * A full copy of the text of the CDDL should have accompanied this
8  * source. A copy of the CDDL is also available via the Internet at
9  * http://www.illumos.org/license/CDDL.
10 */

12 /*
13  * Copyright 2013 (c) Joyent, Inc. All rights reserved.
14  * Copyright (c) 2015 Josef 'Jeff' Sipek <jeffpc@josefsipek.net>
15 */

17 #include <sys/asm_linkage.h>
18 #include <sys/machparam.h>
19 #include <sys/cpu_asm.h>

21 #include "assym.h"

23 /*
24  * Every story needs a beginning. This is ours.
25 */

27 /*
28  * Each of the different machines has its own locore.s to take care of getting
29  * the machine specific setup done. Just before jumping into fakebop the
30  * first time, we call this machine specific code.
31 */

33 /*
34  * We are in a primordial world here. The loader is going to come along and
35  * boot us at _start. As we've started the world, we also need to set up a
36  * few things about us, for example our stack pointer. To help us out, it's
37  * useful to remember what the loader set up for us:
38  *
39  * - unaligned access are allowed (A = 0, U = 1)
40  * - virtual memory is enabled
41  * - we (unix) are mapped right were we want to be
42  * - a UART has been enabled & any memory mapped registers have been 1:1
43  *   mapped
44  * - ATAGs have been updated to tell us what the mappings are
45  * - I/D L1 caches have may be disabled
46  * - I/D L1 caches have been enabled
47 */

48 /*
49  * External globals
50  */
51 .globl _locore_start
52 .globl mlsetup
53 .globl sysp
54 .globl bootops
55 .globl bootopsp
56 .globl t0

```

```

58 .data
59 .comm t0stack, DEFAULTSTKSZ, 32
60 .comm t0, 4094, 32

63 /*
64  * Recall that _start is the traditional entry point for an ELF binary.
65  */
66 ENTRY(_start)
67 ldr sp, =t0stack
68 ldr r4, =DEFAULTSTKSZ
69 add sp, r4
70 bic sp, sp, #0xff

72 /*
73  * establish bogus stacks for exceptional CPU states, our exception
74  * code should never make use of these, and we want loud and violent
75  * failure should we accidentally try.
76  */
77 cps #(CPU_MODE_UND)
78 mov sp, #-1
79 cps #(CPU_MODE_ABT)
80 mov sp, #-1
81 cps #(CPU_MODE_FIQ)
82 mov sp, #-1
83 cps #(CPU_MODE_IRQ)
84 mov sp, #-1
85 cps #(CPU_MODE_SVC)

87 /* Enable highvecs (moves the base of the exception vector) */
88 mrc p15, 0, r3, c1, c0, 0
89 orr r3, r3, #(1 << 13)
90 mcr p15, 0, r3, c1, c0, 0

92 /*
93  * Go ahead now and enable the L1 I/D caches. (Involves
94  * invalidating the caches and the TLB.)
95  */
96 mov r4, #0
97 mov r5, #0
98 mcr p15, 0, r4, c7, c7, 0 /* invalidate caches */
99 mcr p15, 0, r4, c8, c7, 0 /* invalidate tlb */
100 mcr p15, 0, r5, c7, c10, 4 /* DSB */
101 mrc p15, 0, r4, c1, c0, 0
102 orr r4, #0x04 /* D-cache */
103 orr r4, #0x1000 /* I-cache */
104 mcr p15, 0, r4, c1, c0, 0

106 #endif /* ! codereview */
107 /* invoke machine specific setup */
108 bl _mach_start

110 bl _fakebop_start
111 SET_SIZE(_start)

114 #if defined(__lint)

116 /* ARGSUSED */
117 void
118 _locore_start(struct boot_syscalls *sysp, struct bootops *bop)
119 {}

121 #else /* __lint */

123 /*

```

```

124 * We got here from _kobj_init() via exitto(). We have a few different
125 * tasks that we need to take care of before we hop into mlsetup and
126 * then main. We're never going back so we shouldn't feel compelled to
127 * preserve any registers.
128 *
129 * o Enable our I/D-caches
130 * o Save the boot syscalls and bootops for later
131 * o Set up our stack to be the real stack of t0stack.
132 * o Save t0 as curthread
133 * o Set up a struct REGS for mlsetup
134 * o Make sure that we're 8 byte aligned for the call
135 */
136 ENTRY(_locore_start)
137
138
139 /*
140 * We've been running in t0stack anyway, up to this point, but
141 * _locore_start represents what is in effect a fresh start in the
142 * real kernel -- We'll never return back through here.
143 *
144 * So reclaim those few bytes
145 */
146 ldr    sp, =t0stack
147 ldr    r4, =(DEFAULTSTKSZ - REGSIZE)
148 add    sp, r4
149 bic    sp, sp, #0xff
150
151 /*
152 * Save flags and arguments for potential debugging
153 */
154 str    r0, [sp, #REGOFF_R0]
155 str    r1, [sp, #REGOFF_R1]
156 str    r2, [sp, #REGOFF_R2]
157 str    r3, [sp, #REGOFF_R3]
158 mrs    r4, CPSR
159 str    r4, [sp, #REGOFF_CPSR]
160
161 /*
162 * Save back the bootops and boot_syscalls.
163 */
164 ldr    r2, =sysp
165 str    r0, [r2]
166 ldr    r2, =bootops
167 str    r1, [r2]
168 ldr    r2, =bootopsp
169 ldr    r2, [r2]
170 str    r1, [r2]
171
172 /*
173 * Set up our curthread pointer
174 */
175 ldr    r0, =t0
176 mcr    p15, 0, r0, c13, c0, 4
177
178 /*
179 * Go ahead now and enable the L1 I/D caches.
180 */
181 mrc    p15, 0, r0, c1, c0, 0
182 orr    r0, #0x04 /* D-cache */
183 orr    r0, #0x1000 /* I-cache */
184 mcr    p15, 0, r0, c1, c0, 0
185
186 /*
187 * mlsetup() takes the struct regs as an argument. main doesn't take
188 * any and should never return. Currently, we have an 8-byte aligned

```

```

181 * stack. We want to push a zero frame pointer to terminate any
182 * stack walking, but that would cause us to end up with only a
183 * 4-byte aligned stack. So, to keep things nice and correct, we
184 * push a zero value twice - it's similar to a typical function
185 * entry:
186 *     push { r9, lr }
187 */
188 mov    r9, #0
189 push  { r9 } /* link register */
190 push  { r9 } /* frame pointer */
191 mov    r0, sp
192 bl    mlsetup
193 bl    main
194 /* NOTREACHED */
195 ldr    r0, =__return_from_main
196 ldr    r0, [r0]
197 bl    panic
198 SET_SIZE(_locore_start)
199 unchanged_portion_omitted

```